{"id":"https://openalex.org/W2156269162","doi":"https://doi.org/10.1109/tvlsi.2008.2003169","title":"Design and Synthesis of Pareto Buffers Offering Large Range Runtime Energy/Delay Tradeoffs Via Combined Buffer Size and Supply Voltage Tuning","display_name":"Design and Synthesis of Pareto Buffers Offering Large Range Runtime Energy/Delay Tradeoffs Via Combined Buffer Size and Supply Voltage Tuning","publication_year":2008,"publication_date":"2008-12-04","ids":{"openalex":"https://openalex.org/W2156269162","doi":"https://doi.org/10.1109/tvlsi.2008.2003169","mag":"2156269162"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2003169","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2003169","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100403943","display_name":"Hua Wang","orcid":"https://orcid.org/0000-0002-3444-5062"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]},{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Hua Wang","raw_affiliation_strings":["IMEC, Katholieke Universiteit Leuven, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"IMEC, Katholieke Universiteit Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974","https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086743303","display_name":"M\u00f3nica Maribel Mata-Miranda","orcid":"https://orcid.org/0000-0002-1811-4511"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"M. Miranda","raw_affiliation_strings":["IMEC, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076274517","display_name":"Wim Dehaene","orcid":"https://orcid.org/0000-0002-6792-7965"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"W. Dehaene","raw_affiliation_strings":["ESAT MICAS, Katholieke Universiteit Leuven, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"ESAT MICAS, Katholieke Universiteit Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033235745","display_name":"Francky Catthoor","orcid":"https://orcid.org/0000-0002-3599-8515"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]},{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"F. Catthoor","raw_affiliation_strings":["IMEC, Katholieke Universiteit Leuven, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"IMEC, Katholieke Universiteit Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974","https://openalex.org/I99464096"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100403943"],"corresponding_institution_ids":["https://openalex.org/I4210114974","https://openalex.org/I99464096"],"apc_list":null,"apc_paid":null,"fwci":1.6647,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.85315683,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"17","issue":"1","first_page":"117","last_page":"127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6021122932434082},{"id":"https://openalex.org/keywords/pareto-principle","display_name":"Pareto principle","score":0.5720021724700928},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5659464001655579},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.5506724715232849},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.5265403389930725},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.5253916382789612},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.43806812167167664},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42048269510269165},{"id":"https://openalex.org/keywords/pareto-optimal","display_name":"Pareto optimal","score":0.41047403216362},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21058091521263123},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20881345868110657},{"id":"https://openalex.org/keywords/multi-objective-optimization","display_name":"Multi-objective optimization","score":0.19813218712806702},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.13173025846481323},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08254340291023254}],"concepts":[{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6021122932434082},{"id":"https://openalex.org/C137635306","wikidata":"https://www.wikidata.org/wiki/Q182667","display_name":"Pareto principle","level":2,"score":0.5720021724700928},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5659464001655579},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.5506724715232849},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.5265403389930725},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.5253916382789612},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.43806812167167664},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42048269510269165},{"id":"https://openalex.org/C2986314615","wikidata":"https://www.wikidata.org/wiki/Q36829","display_name":"Pareto optimal","level":3,"score":0.41047403216362},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21058091521263123},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20881345868110657},{"id":"https://openalex.org/C68781425","wikidata":"https://www.wikidata.org/wiki/Q2052203","display_name":"Multi-objective optimization","level":2,"score":0.19813218712806702},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.13173025846481323},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08254340291023254},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2003169","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2003169","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1991802202","https://openalex.org/W1996623312","https://openalex.org/W2012595012","https://openalex.org/W2034674049","https://openalex.org/W2048583641","https://openalex.org/W2098143668","https://openalex.org/W2103915487","https://openalex.org/W2109913853","https://openalex.org/W2113168866","https://openalex.org/W2117355682","https://openalex.org/W2118177820","https://openalex.org/W2119417884","https://openalex.org/W2119836271","https://openalex.org/W2122440811","https://openalex.org/W2124146551","https://openalex.org/W2130324138","https://openalex.org/W2130764181","https://openalex.org/W2130914360","https://openalex.org/W2134067926","https://openalex.org/W2139344695","https://openalex.org/W2142100344","https://openalex.org/W2147797618","https://openalex.org/W2149810980","https://openalex.org/W2152391630","https://openalex.org/W2153677786","https://openalex.org/W2157024459","https://openalex.org/W2162690634","https://openalex.org/W2169274468","https://openalex.org/W2560892427","https://openalex.org/W2614175313","https://openalex.org/W3103339143","https://openalex.org/W4239106567","https://openalex.org/W6677950995","https://openalex.org/W6679354847","https://openalex.org/W6679396465","https://openalex.org/W6680809798","https://openalex.org/W6684067851"],"related_works":["https://openalex.org/W2073298047","https://openalex.org/W1963790170","https://openalex.org/W2586328217","https://openalex.org/W2033790662","https://openalex.org/W2049264236","https://openalex.org/W317165722","https://openalex.org/W312725187","https://openalex.org/W2728870795","https://openalex.org/W4378499136","https://openalex.org/W2078568741"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,34,79],"formalized":[4],"synthesis":[5],"methodology":[6,58],"for":[7,59],"variable":[8],"tapered":[9],"buffer":[10,20],"chains":[11],"achieving":[12],"Pareto":[13],"optimal":[14,98],"energy-delay":[15],"(E/D)":[16],"tradeoffs":[17],"via":[18,43],"the":[19,38,44,57,60,66,71],"gate":[21,45],"sizes":[22],"and":[23,47,62,85],"adding":[24],"supply":[25,49],"voltage":[26,50],"as":[27],"an":[28],"extra":[29],"tuning":[30,51,64],"knob.":[31],"In":[32],"addition,":[33],"detailed":[35],"discussion":[36],"of":[37,65],"practically":[39],"achievable":[40],"tradeoff":[41],"ranges":[42],"size":[46],"especially":[48],"is":[52],"present.":[53],"We":[54],"have":[55],"applied":[56],"design":[61,101],"fine":[63],"run-time":[67],"switchable":[68],"buffers":[69],"within":[70],"Level-1":[72],"(L1)":[73],"embedded":[74],"SRAMs":[75],"(eSRAM),":[76],"confirming":[77],"that":[78],"very":[80],"wide":[81],"range":[82],"in":[83],"delay":[84],"energy":[86],"reduction":[87],"(up":[88],"to":[89,96],"50%)":[90],"can":[91],"be":[92],"achieved":[93],"when":[94],"compared":[95],"solely":[97],"speed":[99,105],"eSRAM":[100],"using":[102],"conventional":[103],"high":[104],"buffers.":[106]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}