{"id":"https://openalex.org/W2159184138","doi":"https://doi.org/10.1109/tvlsi.2008.2002685","title":"A Design Flow for Architecture Exploration and Implementation of Partially Reconfigurable Processors","display_name":"A Design Flow for Architecture Exploration and Implementation of Partially Reconfigurable Processors","publication_year":2008,"publication_date":"2008-09-24","ids":{"openalex":"https://openalex.org/W2159184138","doi":"https://doi.org/10.1109/tvlsi.2008.2002685","mag":"2159184138"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2002685","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2002685","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055652416","display_name":"Kingshuk Karuri","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"K. Karuri","raw_affiliation_strings":["Institute of Integrated Signal Processing Systems (ISS), RWTH Aachen University, Aachen, Germany","Inst. for Integrated Signal Process. Syst. (ISS), RWTH Aachen Univ., Aachen"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Integrated Signal Processing Systems (ISS), RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Inst. for Integrated Signal Process. Syst. (ISS), RWTH Aachen Univ., Aachen","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089860351","display_name":"Anupam Chattopadhyay","orcid":"https://orcid.org/0000-0002-8818-6983"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A. Chattopadhyay","raw_affiliation_strings":["Institute of Integrated Signal Processing Systems (ISS), RWTH Aachen University, Aachen, Germany","Inst. for Integrated Signal Process. Syst. (ISS), RWTH Aachen Univ., Aachen"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Integrated Signal Processing Systems (ISS), RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Inst. for Integrated Signal Process. Syst. (ISS), RWTH Aachen Univ., Aachen","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100693591","display_name":"Xiaolin Chen","orcid":"https://orcid.org/0000-0003-4638-0603"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Xiaolin Chen","raw_affiliation_strings":["Institute of Integrated Signal Processing Systems (ISS), RWTH Aachen University, Aachen, Germany","Inst. for Integrated Signal Process. Syst. (ISS), RWTH Aachen Univ., Aachen"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Integrated Signal Processing Systems (ISS), RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Inst. for Integrated Signal Process. Syst. (ISS), RWTH Aachen Univ., Aachen","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091010293","display_name":"David W. Kammler","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"D. Kammler","raw_affiliation_strings":["Institute of Integrated Signal Processing Systems (ISS), RWTH Aachen University, Aachen, Germany","Inst. for Integrated Signal Process. Syst. (ISS), RWTH Aachen Univ., Aachen"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Integrated Signal Processing Systems (ISS), RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Inst. for Integrated Signal Process. Syst. (ISS), RWTH Aachen Univ., Aachen","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Ling Hao","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ling Hao","raw_affiliation_strings":["Institute of Integrated Signal Processing Systems (ISS), RWTH Aachen University, Aachen, Germany","Inst. for Integrated Signal Process. Syst. (ISS), RWTH Aachen Univ., Aachen"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Integrated Signal Processing Systems (ISS), RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Inst. for Integrated Signal Process. Syst. (ISS), RWTH Aachen Univ., Aachen","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023470562","display_name":"Rainer Leupers","orcid":"https://orcid.org/0000-0002-6735-3033"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Leupers","raw_affiliation_strings":["Institute of Integrated Signal Processing Systems (ISS), RWTH Aachen University, Aachen, Germany","Inst. for Integrated Signal Process. Syst. (ISS), RWTH Aachen Univ., Aachen"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Integrated Signal Processing Systems (ISS), RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Inst. for Integrated Signal Process. Syst. (ISS), RWTH Aachen Univ., Aachen","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020992230","display_name":"H. Meyr","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H. Meyr","raw_affiliation_strings":["Institute of Integrated Signal Processing Systems (ISS), RWTH Aachen University, Aachen, Germany","Inst. for Integrated Signal Process. Syst. (ISS), RWTH Aachen Univ., Aachen"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Integrated Signal Processing Systems (ISS), RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Inst. for Integrated Signal Process. Syst. (ISS), RWTH Aachen Univ., Aachen","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050903837","display_name":"Gerd Ascheid","orcid":"https://orcid.org/0000-0003-4068-3558"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"G. Ascheid","raw_affiliation_strings":["Institute of Integrated Signal Processing Systems (ISS), RWTH Aachen University, Aachen, Germany","Inst. for Integrated Signal Process. Syst. (ISS), RWTH Aachen Univ., Aachen"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Integrated Signal Processing Systems (ISS), RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Inst. for Integrated Signal Process. Syst. (ISS), RWTH Aachen Univ., Aachen","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":1.7101,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.87000843,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"16","issue":"10","first_page":"1281","last_page":"1294"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.8192830085754395},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8080720901489258},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7030065655708313},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6451467275619507},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6200005412101746},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5345410704612732},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.49098947644233704},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.484106183052063},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4210893511772156},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22663351893424988},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.18063735961914062}],"concepts":[{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.8192830085754395},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8080720901489258},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7030065655708313},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6451467275619507},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6200005412101746},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5345410704612732},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.49098947644233704},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.484106183052063},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4210893511772156},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22663351893424988},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.18063735961914062},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2008.2002685","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2002685","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:publications.rwth-aachen.de:132646","is_oa":false,"landing_page_url":"https://publications.rwth-aachen.de/record/132646","pdf_url":null,"source":{"id":"https://openalex.org/S4306401362","display_name":"RWTH Publications (RWTH Aachen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887968799","host_organization_name":"RWTH Aachen University","host_organization_lineage":["https://openalex.org/I887968799"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE transactions on very large scale integration (VLSI) systems 16(10), 1063-8210 (2008). doi:10.1109/TVLSI.2008.2002685","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":51,"referenced_works":["https://openalex.org/W137407478","https://openalex.org/W1481527729","https://openalex.org/W1502361557","https://openalex.org/W1523051745","https://openalex.org/W1559004190","https://openalex.org/W1995512071","https://openalex.org/W2000619624","https://openalex.org/W2025787141","https://openalex.org/W2055508103","https://openalex.org/W2073033998","https://openalex.org/W2075854886","https://openalex.org/W2080199699","https://openalex.org/W2099025818","https://openalex.org/W2100644471","https://openalex.org/W2102519739","https://openalex.org/W2102818465","https://openalex.org/W2111062328","https://openalex.org/W2112537029","https://openalex.org/W2115315011","https://openalex.org/W2117105306","https://openalex.org/W2121156724","https://openalex.org/W2126255765","https://openalex.org/W2135050419","https://openalex.org/W2141592621","https://openalex.org/W2146188244","https://openalex.org/W2149239312","https://openalex.org/W2150533483","https://openalex.org/W2153494454","https://openalex.org/W2156731210","https://openalex.org/W2157661053","https://openalex.org/W2161640626","https://openalex.org/W2163274480","https://openalex.org/W2165099691","https://openalex.org/W2168209776","https://openalex.org/W2169406908","https://openalex.org/W2171594157","https://openalex.org/W2275304190","https://openalex.org/W2427843410","https://openalex.org/W3013416190","https://openalex.org/W3148810363","https://openalex.org/W3151315793","https://openalex.org/W3151364205","https://openalex.org/W4232904085","https://openalex.org/W4234669735","https://openalex.org/W4234886288","https://openalex.org/W4250486818","https://openalex.org/W4254944975","https://openalex.org/W4285719527","https://openalex.org/W6630154184","https://openalex.org/W6675338014","https://openalex.org/W6676285361"],"related_works":["https://openalex.org/W2125855853","https://openalex.org/W4245652312","https://openalex.org/W2269990635","https://openalex.org/W1989457680","https://openalex.org/W2975035977","https://openalex.org/W1567432572","https://openalex.org/W1968980404","https://openalex.org/W2159184138","https://openalex.org/W1565125589","https://openalex.org/W211156700"],"abstract_inverted_index":{"During":[0],"the":[1,4,58,70,74,77,81,137,148,157,168,233],"last":[2],"years,":[3],"growing":[5],"application":[6,197,203,243],"complexity,":[7],"design,":[8],"and":[9,47,80,124,143,147,156,211],"mask":[10],"costs":[11],"have":[12],"compelled":[13],"embedded":[14,228],"system":[15],"designers":[16],"to":[17,41,57,230,239],"increasingly":[18],"consider":[19],"partially":[20],"reconfigurable":[21,35,78,219],"application-specific":[22],"instruction":[23,144,206],"set":[24,145,207],"processors":[25,39],"(rASIPs)":[26],"which":[27],"combine":[28],"a":[29,34,52,62,89,105,131,174,193,201,212],"programmable":[30,75],"base":[31],"processor":[32],"with":[33],"fabric.":[36],"Although":[37],"such":[38],"promise":[40],"deliver":[42],"excellent":[43],"balance":[44],"between":[45,83],"performance":[46],"flexibility,":[48],"their":[49],"design":[50,60,90,100,187,234,241],"remains":[51],"challenging":[53],"task.":[54],"The":[55,99,152,186],"key":[56],"successful":[59],"of":[61,68,108,126,130,136,167,195],"rASIP":[63,111,132,169],"is":[64,102,189],"combined":[65],"architecture":[66,95,114],"exploration":[67,96,125,236],"all":[69,127],"three":[71,128],"major":[72],"components:":[73],"core,":[76],"fabric,":[79],"interfaces":[82],"these":[84],"two.":[85],"This":[86,118],"work":[87],"presents":[88],"flow":[91,101,188],"that":[92,180],"supports":[93],"fast":[94],"for":[97,164,178,216],"rASIPs.":[98],"centered":[103],"around":[104],"unified":[106],"description":[107,115,120],"an":[109,113,205,242],"entire":[110],"in":[112],"language":[116],"(ADL).":[117],"ADL":[119],"facilitates":[121],"consistent":[122],"modeling":[123],"components":[129],"through":[133],"automatic":[134,196],"generation":[135],"software":[138,154],"tools":[139,155],"(compiler":[140],"tool":[141],"chain":[142],"simulator)":[146],"RTL":[149,158],"hardware":[150],"model.":[151],"generated":[153],"model":[159],"can":[160,171,181],"be":[161,182],"used":[162],"either":[163],"final":[165],"implementation":[166,179],"or":[170],"serve":[172],"as":[173],"preoptimized":[175],"starting":[176],"point":[177],"hand":[183],"optimized":[184],"afterward.":[185],"further":[190],"enhanced":[191],"by":[192],"number":[194],"analysis":[198],"tools,":[199],"including":[200],"fine-grained":[202],"profiler,":[204],"extension":[208],"(ISE)":[209],"generator,":[210],"data":[213],"path":[214],"mapper":[215],"coarse":[217],"grained":[218],"architectures":[220],"(CGRAs).":[221],"We":[222],"present":[223],"some":[224],"case":[225],"studies":[226],"on":[227],"benchmarks":[229],"show":[231],"how":[232],"space":[235],"process":[237],"helps":[238],"efficiently":[240],"domain":[244],"specific":[245],"rASIP.":[246]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}