{"id":"https://openalex.org/W2102503603","doi":"https://doi.org/10.1109/tvlsi.2008.2002427","title":"Partially Protected Caches to Reduce Failures Due to Soft Errors in Multimedia Applications","display_name":"Partially Protected Caches to Reduce Failures Due to Soft Errors in Multimedia Applications","publication_year":2009,"publication_date":"2009-03-12","ids":{"openalex":"https://openalex.org/W2102503603","doi":"https://doi.org/10.1109/tvlsi.2008.2002427","mag":"2102503603"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2002427","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2002427","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031543156","display_name":"Kyoungwoo Lee","orcid":"https://orcid.org/0000-0001-5082-3775"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kyoungwoo Lee","raw_affiliation_strings":["Department of Computer Science, University of California, Irvine, Irvine, CA, USA","Department of Computer Science University of California at Irvine Irvine CA USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of California, Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Department of Computer Science University of California at Irvine Irvine CA USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044172378","display_name":"Aviral Shrivastava","orcid":"https://orcid.org/0000-0002-1075-897X"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Shrivastava","raw_affiliation_strings":["Department of Computer Science and Engineering, Arizona State University, Tempe, AZ, USA","[Department of Computer Science and Engineering, Arizona State University, Tempe, AZ]"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"[Department of Computer Science and Engineering, Arizona State University, Tempe, AZ]","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057827469","display_name":"Ilya Issenin","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I. Issenin","raw_affiliation_strings":["Department of Computer Science, University of California, Irvine, Irvine, CA, USA","Department of Computer Science University of California at Irvine Irvine CA USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of California, Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Department of Computer Science University of California at Irvine Irvine CA USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007817952","display_name":"Nikil Dutt","orcid":"https://orcid.org/0000-0002-3060-8119"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Dutt","raw_affiliation_strings":["Department of Computer Science, University of California, Irvine, Irvine, CA, USA","Department of Computer Science University of California at Irvine Irvine CA USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of California, Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Department of Computer Science University of California at Irvine Irvine CA USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060176636","display_name":"Nalini Venkatasubramanian","orcid":"https://orcid.org/0000-0001-7011-2268"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Venkatasubramanian","raw_affiliation_strings":["Department of Computer Science, University of California, Irvine, Irvine, CA, USA","Department of Computer Science University of California at Irvine Irvine CA USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of California, Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Department of Computer Science University of California at Irvine Irvine CA USA","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5031543156"],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":1.2193,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.81086672,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"17","issue":"9","first_page":"1343","last_page":"1347"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8284121751785278},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.748590886592865},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.6331934332847595},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5128695964813232},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5060850977897644},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45029258728027344},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.42505908012390137},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.30564936995506287},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26106464862823486}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8284121751785278},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.748590886592865},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.6331934332847595},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5128695964813232},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5060850977897644},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45029258728027344},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.42505908012390137},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.30564936995506287},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26106464862823486},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tvlsi.2008.2002427","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2002427","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.168.5377","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.168.5377","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ics.uci.edu/%7Eisse/publications/tvlsi09.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.551.5855","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.551.5855","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ics.uci.edu/~kyoungwl/pub/ppc-tvlsi.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1686420892","https://openalex.org/W1821730155","https://openalex.org/W1935014183","https://openalex.org/W1985349959","https://openalex.org/W2008870135","https://openalex.org/W2032094184","https://openalex.org/W2054917929","https://openalex.org/W2092300541","https://openalex.org/W2109808009","https://openalex.org/W2117285153","https://openalex.org/W2127745296","https://openalex.org/W2127859298","https://openalex.org/W2129886214","https://openalex.org/W2132991823","https://openalex.org/W2135005342","https://openalex.org/W2141302915","https://openalex.org/W2142358791","https://openalex.org/W2146589391","https://openalex.org/W2148019367","https://openalex.org/W2149017595","https://openalex.org/W2150011671","https://openalex.org/W2152652532","https://openalex.org/W2157468334","https://openalex.org/W2162465831","https://openalex.org/W2166534587","https://openalex.org/W4231459869","https://openalex.org/W6637151178","https://openalex.org/W6681656175"],"related_works":["https://openalex.org/W2167303720","https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W1563139915","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W4256652509","https://openalex.org/W2109715593","https://openalex.org/W2081416538","https://openalex.org/W2140219379"],"abstract_inverted_index":{"<para":[0],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[1],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[2],"With":[3],"advances":[4],"in":[5,40,63,100],"process":[6],"technology,":[7],"soft":[8,33,53],"errors":[9],"are":[10,29,66],"becoming":[11],"an":[12,132,176],"increasingly":[13],"critical":[14],"design":[15,149],"concern.":[16],"Owing":[17],"to":[18,87,123,154,175],"their":[19],"large":[20],"area,":[21],"high":[22],"density,":[23],"and":[24,71,107],"low":[25],"operating":[26],"voltages,":[27],"caches":[28],"worst":[30],"hit":[31],"by":[32,118,140,168],"errors.":[34],"Based":[35],"on":[36],"the":[37,47,72,76,88,113,124,138,143,156,165],"observation":[38,130],"that":[39,84],"multimedia":[41],"applications,":[42],"not":[43],"all":[44],"data":[45],"require":[46],"same":[48,77],"amount":[49],"of":[50,79,137],"protection":[51],"from":[52],"errors,":[54],"we":[55,147],"propose":[56],"a":[57],"partially":[58],"protected":[59,70],"cache":[60,91,126],"(PPC)":[61],"architecture,":[62],"which":[64],"there":[65],"two":[67],"caches,":[68],"one":[69],"other":[73],"unprotected":[74,90],"at":[75,103],"level":[78],"memory":[80],"hierarchy.":[81],"We":[82],"demonstrate":[83],"as":[85,173],"compared":[86,174],"existing":[89],"architectures,":[92],"PPC":[93,125,144,158],"architectures":[94],"can":[95,163],"provide":[96],"47":[97],"times":[98,172],"reduction":[99,116],"failure":[101,114],"rate,":[102],"only":[104],"1%":[105],"runtime":[106],"3%":[108],"power":[109],"overheads.":[110],"In":[111],"addition,":[112],"rate":[115],"obtained":[117],"PPCs":[119],"is":[120],"very":[121],"sensitive":[122],"configuration.":[127,159],"Therefore,":[128],"this":[129],"provides":[131],"opportunity":[133],"for":[134],"further":[135],"improvement":[136],"solution":[139],"correctly":[141],"parameterizing":[142],"configurations.":[145],"Consequently,":[146],"develop":[148],"space":[150],"exploration":[151,166],"(DSE)":[152],"strategies":[153],"discover":[155],"best":[157],"Our":[160],"DSE":[161],"technique":[162],"reduce":[164],"time":[167],"more":[169],"than":[170],"six":[171],"exhaustive":[177],"approach.":[178],"</para>":[179]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}