{"id":"https://openalex.org/W2151607777","doi":"https://doi.org/10.1109/tvlsi.2008.2002047","title":"Automatic Processor Customization for Zero-Overhead Online Software Verification","display_name":"Automatic Processor Customization for Zero-Overhead Online Software Verification","publication_year":2008,"publication_date":"2008-09-24","ids":{"openalex":"https://openalex.org/W2151607777","doi":"https://doi.org/10.1109/tvlsi.2008.2002047","mag":"2151607777"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2002047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2002047","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076106933","display_name":"H. L\u00fc","orcid":"https://orcid.org/0000-0001-7100-2466"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hong Lu","raw_affiliation_strings":["Department of Computer Science, Texas A and M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024695101","display_name":"Alessandro Forin","orcid":"https://orcid.org/0000-0003-2902-2337"},"institutions":[{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Forin","raw_affiliation_strings":["Microsoft Research Limited, Redmond, WA, USA"],"affiliations":[{"raw_affiliation_string":"Microsoft Research Limited, Redmond, WA, USA","institution_ids":["https://openalex.org/I1290206253"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5076106933"],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":1.6021,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.84876219,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"16","issue":"10","first_page":"1346","last_page":"1357"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8520025014877319},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6266370415687561},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5167938470840454},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5023207664489746},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4937690198421478},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4549519419670105},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.4515305757522583},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.33971554040908813}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8520025014877319},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6266370415687561},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5167938470840454},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5023207664489746},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4937690198421478},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4549519419670105},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.4515305757522583},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33971554040908813}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2002047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2002047","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320308943","display_name":"Microsoft Research","ror":"https://ror.org/00d0nc645"},{"id":"https://openalex.org/F4320310164","display_name":"Texas A and M University","ror":"https://ror.org/01f5ytq51"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W201784039","https://openalex.org/W1493834706","https://openalex.org/W1554562796","https://openalex.org/W1576866974","https://openalex.org/W1589857376","https://openalex.org/W1959256509","https://openalex.org/W2023767879","https://openalex.org/W2031188261","https://openalex.org/W2082000355","https://openalex.org/W2104717300","https://openalex.org/W2108262918","https://openalex.org/W2123264781","https://openalex.org/W2136077912","https://openalex.org/W2146804254","https://openalex.org/W2153385696","https://openalex.org/W2157739289","https://openalex.org/W2170823892","https://openalex.org/W2173188782","https://openalex.org/W4242822982","https://openalex.org/W6634611326","https://openalex.org/W6640999270","https://openalex.org/W6658448414"],"related_works":["https://openalex.org/W3008339103","https://openalex.org/W2404647514","https://openalex.org/W1667647204","https://openalex.org/W3119814709","https://openalex.org/W4321442002","https://openalex.org/W2018477250","https://openalex.org/W35919320","https://openalex.org/W4252501555","https://openalex.org/W2993910401","https://openalex.org/W2003848320"],"abstract_inverted_index":{"The":[0,26,109,128,184,210],"PSL-to-Verilog":[1],"(P2V)":[2],"compiler":[3],"can":[4,130,194],"translate":[5],"a":[6,11,16,44,88,117,123,138,155],"set":[7],"of":[8,31,69,81,91,106,157,181,221,252],"assertions":[9,27],"about":[10],"block-structured":[12],"software":[13,33,153,185,238],"program":[14,34,65,164,172,186],"into":[15,143,154],"hardware":[17,107,208],"design":[18],"to":[19,61,236],"be":[20,195],"executed":[21],"concurrently":[22,131],"with":[23,122,198,203],"the":[24,29,32,37,55,67,73,77,92,103,114,150,158,163,171,206,219,222,227,249],"program.":[25],"validate":[28],"correctness":[30],"without":[35,205],"altering":[36],"program's":[38],"temporal":[39],"behavior":[40],"in":[41,87,190,214,240],"any":[42,50,62,191],"way,":[43],"result":[45],"never":[46],"previously":[47],"achieved":[48],"by":[49,149],"online":[51],"model-checking":[52],"system.":[53],"Additionally,":[54],"techniques":[56],"and":[57,66,79,133,160,201,248,254],"implementations":[58],"described":[59],"apply":[60],"general":[63],"purpose":[64],"absence":[68],"execution":[70,111],"overhead":[71],"renders":[72],"system":[74,112,129,152],"ideal":[75],"for":[76,102,218],"verification":[78,251],"debugging":[80],"real-time":[82,255],"systems.":[83],"Assertions":[84,140],"are":[85,141,147],"expressed":[86],"simple":[89],"subset":[90],"property":[93],"specification":[94,105],"language":[95],"(PSL),":[96],"an":[97,167,174],"IEEE":[98],"standard":[99],"originally":[100],"intended":[101],"behavioral":[104,250],"designs.":[108],"target":[110],"is":[113,169,187,233],"eMIPS":[115,144,223],"processor,":[116],"dynamically":[118],"self-extensible":[119],"processor":[120,224],"realized":[121],"field-programmable":[124],"gate":[125],"array":[126],"(FPGA).":[127],"execute":[132],"check":[134],"multiple":[135],"programs":[136],"at":[137],"time.":[139],"compiled":[142,196],"Extensions,":[145],"which":[146],"loaded":[148],"operating":[151],"portion":[156],"FPGA,":[159],"discarded":[161],"once":[162],"terminates.":[165],"If":[166],"assertion":[168],"violated,":[170],"receives":[173],"exception,":[175],"otherwise,":[176],"it":[177],"executes":[178,202],"fully":[179],"unaware":[180],"its":[182],"verifier.":[183],"not":[188],"modified":[189],"way.":[192],"It":[193,232],"separately":[197],"full":[199],"optimizations":[200],"or":[204],"corresponding":[207],"checker.":[209],"P2V":[211],"compiler,":[212],"implemented":[213],"Python,":[215],"generates":[216],"code":[217],"implementation":[220],"running":[225],"on":[226],"Xilinx":[228],"ML401":[229],"development":[230],"board.":[231],"currently":[234],"used":[235],"verify":[237],"properties":[239],"areas":[241],"such":[242],"as":[243],"testing,":[244],"debugging,":[245],"intrusion":[246],"detection,":[247],"concurrent":[253],"programs.":[256]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}