{"id":"https://openalex.org/W2117746843","doi":"https://doi.org/10.1109/tvlsi.2008.2001947","title":"High Performance, Energy Efficiency, and Scalability With GALS Chip Multiprocessors","display_name":"High Performance, Energy Efficiency, and Scalability With GALS Chip Multiprocessors","publication_year":2008,"publication_date":"2008-12-04","ids":{"openalex":"https://openalex.org/W2117746843","doi":"https://doi.org/10.1109/tvlsi.2008.2001947","mag":"2117746843"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2001947","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2001947","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109151274","display_name":"Zhiyi Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhiyi Yu","raw_affiliation_strings":["Microelectronics Department, Fudan University, Shanghai, China","Dept.of Microelectron., Fudan Univ., Shanghai"],"affiliations":[{"raw_affiliation_string":"Microelectronics Department, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"Dept.of Microelectron., Fudan Univ., Shanghai","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058921665","display_name":"Bevan Baas","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B.M. Baas","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of California, Davis, CA, USA","Electrical and Computer Engineering Department, University of California at Davis, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of California, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of California at Davis, CA#TAB#","institution_ids":["https://openalex.org/I84218800"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109151274"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"],"apc_list":null,"apc_paid":null,"fwci":3.799,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.9366926,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"17","issue":"1","first_page":"66","last_page":"79"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/uniprocessor-system","display_name":"Uniprocessor system","score":0.8920058012008667},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7846969366073608},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6619798541069031},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6421960592269897},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5565667152404785},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.543956458568573},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5197743773460388},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4662455916404724},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.46491414308547974},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4628305733203888},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4173862934112549},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.41671714186668396},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.3036031424999237},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08373016119003296},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08134335279464722},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.07833051681518555}],"concepts":[{"id":"https://openalex.org/C79189994","wikidata":"https://www.wikidata.org/wiki/Q3488021","display_name":"Uniprocessor system","level":3,"score":0.8920058012008667},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7846969366073608},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6619798541069031},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6421960592269897},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5565667152404785},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.543956458568573},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5197743773460388},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4662455916404724},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.46491414308547974},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4628305733203888},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4173862934112549},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.41671714186668396},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.3036031424999237},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08373016119003296},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08134335279464722},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.07833051681518555},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2008.2001947","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2001947","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.295.4191","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.295.4191","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.ucdavis.edu/vcl/pubs/2009.01.TVLSI/tvlsi09.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W8716807","https://openalex.org/W124596592","https://openalex.org/W186740131","https://openalex.org/W1495736056","https://openalex.org/W1501346096","https://openalex.org/W1514437667","https://openalex.org/W1544623790","https://openalex.org/W1555915743","https://openalex.org/W1609287256","https://openalex.org/W1745769330","https://openalex.org/W1930756947","https://openalex.org/W1934130410","https://openalex.org/W1938797020","https://openalex.org/W1999740575","https://openalex.org/W2005345974","https://openalex.org/W2041727850","https://openalex.org/W2045435077","https://openalex.org/W2063306466","https://openalex.org/W2096968694","https://openalex.org/W2108730429","https://openalex.org/W2117648153","https://openalex.org/W2125357468","https://openalex.org/W2126647846","https://openalex.org/W2131308327","https://openalex.org/W2134551980","https://openalex.org/W2140137324","https://openalex.org/W2141425839","https://openalex.org/W2162991651","https://openalex.org/W2164334475","https://openalex.org/W2170879979","https://openalex.org/W2170950282","https://openalex.org/W2187904505","https://openalex.org/W2464495522","https://openalex.org/W2725179571","https://openalex.org/W2788962374","https://openalex.org/W4246334093","https://openalex.org/W6600340246","https://openalex.org/W6650430249","https://openalex.org/W6651790823","https://openalex.org/W6678665702","https://openalex.org/W6684808962","https://openalex.org/W6718930514"],"related_works":["https://openalex.org/W2021050177","https://openalex.org/W232296991","https://openalex.org/W2039391036","https://openalex.org/W4245323253","https://openalex.org/W2136203530","https://openalex.org/W2186708011","https://openalex.org/W2134237474","https://openalex.org/W2899110000","https://openalex.org/W3044927936","https://openalex.org/W2149154914"],"abstract_inverted_index":{"Chip":[0],"multiprocessors":[1,73],"with":[2,75,97,112,177],"globally":[3],"asynchronous":[4],"locally":[5],"synchronous":[6,148,186],"(GALS)":[7],"clocking":[8,50],"styles":[9],"are":[10],"promising":[11],"candidates":[12],"for":[13,150,160,210],"processing":[14],"computationally-intensive":[15],"and":[16,31,43,116,131,157,197,207],"energy-constrained":[17],"workloads.":[18,153],"The":[19],"GALS":[20,71,87,128,179],"methodology":[21],"simplifies":[22],"clock":[23,30,66,156,206],"tree":[24],"design,":[25],"provides":[26,163],"opportunities":[27],"to":[28,38,61,108,145,183],"use":[29,54],"voltage":[32,158,208],"scaling":[33,159,209],"jointly":[34],"in":[35,47],"system":[36,149],"submodules":[37],"achieve":[39],"high":[40],"energy":[41,199],"efficiencies,":[42],"can":[44,81,105],"also":[45,56],"result":[46],"easily":[48],"scalable":[49],"systems.":[51],"However,":[52],"its":[53],"typically":[55],"introduces":[57],"performance":[58,88,139,171,194],"penalties":[59],"due":[60],"additional":[62],"communication":[63,99,121],"latency":[64],"between":[65],"domains.":[67],"We":[68,123],"show":[69,132],"that":[70,93],"chip":[72,129],"(CMPs)":[74],"large":[76,114],"inter-processor":[77],"first-inputs-first-outputs":[78],"(FIFOs)":[79],"buffers":[80],"inherently":[82],"hide":[83],"much":[84],"of":[85,119,201],"the":[86,103,117,146,178,184],"penalty":[89,104],"while":[90],"executing":[91],"applications":[92],"have":[94],"been":[95],"mapped":[96],"few":[98],"loops.":[100],"In":[101],"fact,":[102],"be":[106],"driven":[107],"<i":[109],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[110],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">zero</i>":[111],"sufficiently":[113],"FIFOs":[115],"removal":[118],"multiple-loop":[120],"links.":[122],"present":[124],"an":[125,164,198],"example":[126],"mesh-connected":[127],"multiprocessor":[130],"it":[133],"has":[134,188],"a":[135,189],"less":[136],"than":[137,192],"1%":[138],"(throughput)":[140,195],"reduction":[141,196],"on":[142],"average":[143],"compared":[144,182],"corresponding":[147,185],"many":[151,211],"DSP":[152],"Furthermore,":[154],"adaptive":[155],"each":[161],"processor":[162],"approximately":[165,202],"40%":[166],"power":[167],"savings":[168,200],"without":[169],"any":[170],"reduction.":[172],"These":[173],"results":[174],"compare":[175],"favorably":[176],"uniprocessor,":[180,187],"which":[181],"reported":[190],"greater":[191],"10%":[193],"25%":[203],"using":[204],"dynamic":[205],"general":[212],"purpose":[213],"applications.":[214]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":4}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}