{"id":"https://openalex.org/W2112136590","doi":"https://doi.org/10.1109/tvlsi.2008.2001746","title":"A Graph Drawing Based Spatial Mapping Algorithm for Coarse-Grained Reconfigurable Architectures","display_name":"A Graph Drawing Based Spatial Mapping Algorithm for Coarse-Grained Reconfigurable Architectures","publication_year":2009,"publication_date":"2009-03-19","ids":{"openalex":"https://openalex.org/W2112136590","doi":"https://doi.org/10.1109/tvlsi.2008.2001746","mag":"2112136590"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2001746","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2001746","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069766217","display_name":"Jong\u2010Won Yoon","orcid":"https://orcid.org/0000-0001-8978-9113"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"J.W. Yoon","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Seoul National University, Seoul, South Korea","Sch. of Electr. Eng. & Comput. Sci., Seoul Nat. Univ. Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Sch. of Electr. Eng. & Comput. Sci., Seoul Nat. Univ. Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044172378","display_name":"Aviral Shrivastava","orcid":"https://orcid.org/0000-0002-1075-897X"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Shrivastava","raw_affiliation_strings":["Department of Computer Science and Engineering, Arizona State University, Tempe, AZ, USA","Department of Computer Science & Engineering, Arizona State University, Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Department of Computer Science & Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100322270","display_name":"Sanghyun Park","orcid":"https://orcid.org/0000-0002-5196-6193"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sanghyun Park","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Seoul National University, Seoul, South Korea","Sch. of Electr. Eng. & Comput. Sci., Seoul Nat. Univ. Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Sch. of Electr. Eng. & Comput. Sci., Seoul Nat. Univ. Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102224976","display_name":"Minwook Ahn","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Minwook Ahn","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Seoul National University, Seoul, South Korea","Sch. of Electr. Eng. & Comput. Sci., Seoul Nat. Univ. Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Sch. of Electr. Eng. & Comput. Sci., Seoul Nat. Univ. Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082524666","display_name":"Yunheung Paek","orcid":"https://orcid.org/0000-0002-6412-2926"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yunheung Paek","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Seoul National University, Seoul, South Korea","Sch. of Electr. Eng. & Comput. Sci., Seoul Nat. Univ. Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Sch. of Electr. Eng. & Comput. Sci., Seoul Nat. Univ. Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5815,"has_fulltext":false,"cited_by_count":48,"citation_normalized_percentile":{"value":0.83975659,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"17","issue":"11","first_page":"1565","last_page":"1578"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8582847118377686},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6488571166992188},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6262179613113403},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5259499549865723},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.513020932674408},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4533717632293701},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.4343811571598053},{"id":"https://openalex.org/keywords/just-in-time-compilation","display_name":"Just-in-time compilation","score":0.4320584833621979},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.42352157831192017},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.4124458134174347},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.1917596459388733},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16527748107910156}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8582847118377686},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6488571166992188},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6262179613113403},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5259499549865723},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.513020932674408},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4533717632293701},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4343811571598053},{"id":"https://openalex.org/C76782552","wikidata":"https://www.wikidata.org/wiki/Q110546","display_name":"Just-in-time compilation","level":3,"score":0.4320584833621979},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.42352157831192017},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.4124458134174347},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.1917596459388733},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16527748107910156},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2001746","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2001746","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W12207660","https://openalex.org/W13221847","https://openalex.org/W37253703","https://openalex.org/W1585530444","https://openalex.org/W1887556625","https://openalex.org/W1924888395","https://openalex.org/W1979363608","https://openalex.org/W1997179893","https://openalex.org/W2006428566","https://openalex.org/W2013505463","https://openalex.org/W2025787141","https://openalex.org/W2049858457","https://openalex.org/W2083868341","https://openalex.org/W2102073017","https://openalex.org/W2116299797","https://openalex.org/W2117105306","https://openalex.org/W2117830121","https://openalex.org/W2118007759","https://openalex.org/W2119832674","https://openalex.org/W2121875547","https://openalex.org/W2122992089","https://openalex.org/W2123412205","https://openalex.org/W2131648100","https://openalex.org/W2135050419","https://openalex.org/W2137570657","https://openalex.org/W2140169558","https://openalex.org/W2146665136","https://openalex.org/W2152318957","https://openalex.org/W2412659447","https://openalex.org/W2567853631","https://openalex.org/W3143533263","https://openalex.org/W3151364205","https://openalex.org/W4231933961","https://openalex.org/W4234977208","https://openalex.org/W4242368470","https://openalex.org/W4250486818","https://openalex.org/W4254944975","https://openalex.org/W6639711652","https://openalex.org/W6675337808","https://openalex.org/W6677394198","https://openalex.org/W6677862260","https://openalex.org/W6678614151","https://openalex.org/W6680406794","https://openalex.org/W6682182382"],"related_works":["https://openalex.org/W2002505081","https://openalex.org/W2083681681","https://openalex.org/W2577630842","https://openalex.org/W3153841236","https://openalex.org/W1172579163","https://openalex.org/W1488300410","https://openalex.org/W2138790427","https://openalex.org/W2924022660","https://openalex.org/W2067575922","https://openalex.org/W2158626113"],"abstract_inverted_index":{"Recently":[0],"coarse-grained":[1],"reconfigurable":[2],"architectures":[3],"(CGRAs)":[4],"have":[5,18,127],"drawn":[6],"increasing":[7],"attention":[8],"due":[9],"to":[10,50,66],"their":[11],"efficiency":[12],"and":[13,44,58,84,90,148,161,194,209,219],"flexibility.":[14],"While":[15],"many":[16,62],"CGRAs":[17],"demonstrated":[19,212],"impressive":[20],"performance":[21,149],"improvements,":[22],"the":[23,31,39,42,120],"effectiveness":[24],"of":[25,41,132,169,185],"CGRA":[26,34,76,80,134,207],"platforms":[27],"ultimately":[28],"hinges":[29],"on":[30,114,182],"compiler.":[32],"Existing":[33],"compilers":[35],"do":[36],"not":[37,199],"model":[38,74],"details":[40],"CGRA,":[43],"thus":[45],"they":[46],"are":[47],"i)":[48],"unable":[49],"map":[51,67,113],"applications,":[52,172],"even":[53],"though":[54],"a":[55,92,183,200,205],"mapping":[56,99,102,175],"exists,":[57],"ii)":[59],"using":[60],"too":[61],"processing":[63],"elements":[64],"(PEs)":[65],"an":[68],"application.":[69],"In":[70],"this":[71],"paper,":[72],"we":[73],"several":[75],"details,":[77],"e.g.,":[78],"irregular":[79],"topologies,":[81],"shared":[82,220],"resources":[83,138],"routing":[85],"PEs":[86],"in":[87,130,158,165],"our":[88,110],"compiler":[89],"develop":[91],"graph":[93],"drawing":[94],"based":[95],"approach,":[96,122],"split-push":[97],"kernel":[98],"(SPKM),":[100],"for":[101,145,204],"applications":[103,118],"onto":[104],"CGRAs.":[105],"On":[106],"randomly":[107],"generated":[108],"graphs":[109],"technique":[111,153],"can":[112],"average":[115],"4.5times":[116],"more":[117],"than":[119],"previous":[121],"while":[123],"generating":[124],"mappings":[125],"which":[126],"better":[128],"qualities":[129],"terms":[131],"utilized":[133],"resources.":[135],"Utilizing":[136],"fewer":[137],"is":[139,198,211],"directly":[140],"translated":[141],"into":[142],"increased":[143],"opportunities":[144],"novel":[146],"power":[147,156],"optimization":[150],"techniques.":[151],"Our":[152],"shows":[154],"less":[155],"consumption":[157],"71":[159],"cases":[160,167],"shorter":[162],"execution":[163],"cycles":[164],"66":[166],"out":[168],"100":[170],"synthetic":[171],"with":[173,223],"minimum":[174],"time":[176],"overhead.":[177],"We":[178],"observe":[179],"similar":[180],"results":[181],"suite":[184],"benchmarks":[186],"collected":[187],"from":[188],"Livermore":[189],"loops,":[190],"Mediabench,":[191],"Multimedia,":[192],"Wavelet":[193],"DSPStone":[195],"benchmarks.":[196],"SPKM":[197],"customized":[201],"algorithm":[202],"only":[203],"specific":[206],"template,":[208],"it":[210],"by":[213],"exploring":[214],"various":[215],"PE":[216],"interconnection":[217],"topologies":[218],"resource":[221],"configurations":[222],"SPKM.":[224]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}