{"id":"https://openalex.org/W2125951114","doi":"https://doi.org/10.1109/tvlsi.2008.2001744","title":"Outer Loop Pipelining for Application Specific Datapaths in FPGAs","display_name":"Outer Loop Pipelining for Application Specific Datapaths in FPGAs","publication_year":2008,"publication_date":"2008-09-24","ids":{"openalex":"https://openalex.org/W2125951114","doi":"https://doi.org/10.1109/tvlsi.2008.2001744","mag":"2125951114"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2001744","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2001744","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068030569","display_name":"Kieron Turkington","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"K. Turkington","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, UK","[Dept. of Electr. & Electron. Eng., Imperial Coll. London, London]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Imperial Coll. London, London]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029829952","display_name":"George A. Constantinides","orcid":"https://orcid.org/0000-0002-0201-310X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"G.A. Constantinides","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, UK","[Dept. of Electr. & Electron. Eng., Imperial Coll. London, London]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Imperial Coll. London, London]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108075591","display_name":"K. Masselos","orcid":null},"institutions":[{"id":"https://openalex.org/I158716096","display_name":"University of Peloponnese","ror":"https://ror.org/04d4d3c02","country_code":"GR","type":"education","lineage":["https://openalex.org/I158716096"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"K. Masselos","raw_affiliation_strings":["Department of Computer Science and Technology, University of Peloponnese, Tripoli, Greece","Department of Computer Science and Technology, University of Peloponnese, Tripolis, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, University of Peloponnese, Tripoli, Greece","institution_ids":["https://openalex.org/I158716096"]},{"raw_affiliation_string":"Department of Computer Science and Technology, University of Peloponnese, Tripolis, Greece","institution_ids":["https://openalex.org/I158716096"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091532722","display_name":"Peter Y. K. Cheung","orcid":"https://orcid.org/0000-0002-8236-1816"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"P.Y.K. Cheung","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, UK","Dept. of Electrical and Electronic Engineering, Imperial College London, London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Electrical and Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5068030569"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":4.1593,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.94515425,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"16","issue":"10","first_page":"1268","last_page":"1280"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.8653070330619812},{"id":"https://openalex.org/keywords/software-pipelining","display_name":"Software pipelining","score":0.859383225440979},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7752172946929932},{"id":"https://openalex.org/keywords/loop-tiling","display_name":"Loop tiling","score":0.7631471157073975},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7492327690124512},{"id":"https://openalex.org/keywords/loop-fission","display_name":"Loop fission","score":0.73283851146698},{"id":"https://openalex.org/keywords/loop-fusion","display_name":"Loop fusion","score":0.7228966355323792},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7150778770446777},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6562302112579346},{"id":"https://openalex.org/keywords/nested-loop-join","display_name":"Nested loop join","score":0.6321703791618347},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5081787109375},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.47028282284736633},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.4621179401874542},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.45364993810653687},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33672136068344116},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07735508680343628},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07057645916938782}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.8653070330619812},{"id":"https://openalex.org/C188854837","wikidata":"https://www.wikidata.org/wiki/Q268469","display_name":"Software pipelining","level":3,"score":0.859383225440979},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7752172946929932},{"id":"https://openalex.org/C11799548","wikidata":"https://www.wikidata.org/wiki/Q6675847","display_name":"Loop tiling","level":3,"score":0.7631471157073975},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7492327690124512},{"id":"https://openalex.org/C134718785","wikidata":"https://www.wikidata.org/wiki/Q6675821","display_name":"Loop fission","level":3,"score":0.73283851146698},{"id":"https://openalex.org/C82653869","wikidata":"https://www.wikidata.org/wiki/Q6675821","display_name":"Loop fusion","level":3,"score":0.7228966355323792},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7150778770446777},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6562302112579346},{"id":"https://openalex.org/C1306188","wikidata":"https://www.wikidata.org/wiki/Q4060687","display_name":"Nested loop join","level":2,"score":0.6321703791618347},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5081787109375},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.47028282284736633},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.4621179401874542},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.45364993810653687},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33672136068344116},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07735508680343628},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07057645916938782},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2001744","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2001744","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7099999785423279,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W37253703","https://openalex.org/W1575701986","https://openalex.org/W1600476693","https://openalex.org/W1828617262","https://openalex.org/W1986300886","https://openalex.org/W2029779044","https://openalex.org/W2042766074","https://openalex.org/W2067291657","https://openalex.org/W2097265665","https://openalex.org/W2123412205","https://openalex.org/W2135234700","https://openalex.org/W2135288949","https://openalex.org/W2138744372","https://openalex.org/W2140753103","https://openalex.org/W2150334230","https://openalex.org/W2296760900","https://openalex.org/W2317131589","https://openalex.org/W4233482289","https://openalex.org/W4247312607"],"related_works":["https://openalex.org/W2125951114","https://openalex.org/W4247312607","https://openalex.org/W2042766074","https://openalex.org/W217231416","https://openalex.org/W2135234700","https://openalex.org/W30800889","https://openalex.org/W2187123740","https://openalex.org/W2092462759","https://openalex.org/W1993227264","https://openalex.org/W1493047797"],"abstract_inverted_index":{"Most":[0],"hardware":[1,50,141],"compilers":[2,142],"apply":[3],"loop":[4,34,53,116,137],"pipelining":[5,12,35,42,93,138],"to":[6,15,43,71,97,120,153],"increase":[7,162],"the":[8,16,62,81,89,101,105,114,157],"parallelism":[9],"achieved,":[10],"but":[11,86],"is":[13,59,94],"restricted":[14],"only":[17],"innermost":[18,102,115],"level":[19,54],"in":[20,55,67,139,163],"a":[21,124,160],"nested":[22],"loop.":[23,103],"In":[24],"this":[25],"work":[26],"we":[27,109],"extend":[28],"and":[29,61,69],"adapt":[30],"an":[31,72,111],"existing":[32],"outer":[33,136],"approach":[36],"known":[37],"as":[38,146],"single":[39],"dimension":[40],"software":[41],"generate":[44],"schedules":[45,64],"for":[46,84],"field-programmable":[47],"gate-array":[48],"(FPGA)":[49],"coprocessors.":[51],"Each":[52],"nine":[56,106],"test":[57,107],"loops":[58,90,108],"pipelined":[60],"resulting":[63],"are":[65],"implemented":[66],"VHDL":[68],"targeted":[70],"Altera":[73],"Stratix":[74],"II":[75],"FPGA.":[76],"The":[77,130],"results":[78,131,152],"show":[79],"that":[80,133],"fastest":[82],"solution":[83,117],"all":[85],"one":[87,96],"of":[88,118,127,135,159],"occurs":[91],"when":[92],"applied":[95],"three":[98],"levels":[99],"above":[100],"Across":[104],"achieve":[110],"acceleration":[112],"over":[113],"up":[119],"seven":[121],"times,":[122],"with":[123],"mean":[125],"speedup":[126],"3.2":[128],"times.":[129],"suggest":[132],"inclusion":[134],"future":[140],"may":[143],"be":[144,154],"worthwhile":[145],"it":[147],"can":[148],"allow":[149],"significantly":[150],"improved":[151],"achieved":[155],"at":[156],"cost":[158],"small":[161],"compile":[164],"time.":[165]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}