{"id":"https://openalex.org/W2137698612","doi":"https://doi.org/10.1109/tvlsi.2008.2001734","title":"Fast Substrate Noise Aware Floorplanning for Mixed Signal SOC Designs","display_name":"Fast Substrate Noise Aware Floorplanning for Mixed Signal SOC Designs","publication_year":2008,"publication_date":"2008-11-25","ids":{"openalex":"https://openalex.org/W2137698612","doi":"https://doi.org/10.1109/tvlsi.2008.2001734","mag":"2137698612"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2001734","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2001734","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080091586","display_name":"Minsik Cho","orcid":"https://orcid.org/0000-0002-9307-8549"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Minsik Cho","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Texas, Austin, Austin, TX, USA","Electr. & Comput. Eng. Dept., Univ. of Texas at Austin, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Texas, Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Univ. of Texas at Austin, Austin, TX","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Texas, Austin, Austin, TX, USA","Electr. & Comput. Eng. Dept., Univ. of Texas at Austin, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Texas, Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Univ. of Texas at Austin, Austin, TX","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.15477778,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"16","issue":"12","first_page":"1713","last_page":"1717"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9726775884628296},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5993092656135559},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5856119990348816},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5192123055458069},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5035549998283386},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4865190386772156},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4202273190021515},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38935038447380066},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3625119924545288},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2753610610961914},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20007213950157166},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17846053838729858},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1653907597064972}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9726775884628296},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5993092656135559},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5856119990348816},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5192123055458069},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5035549998283386},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4865190386772156},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4202273190021515},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38935038447380066},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3625119924545288},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2753610610961914},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20007213950157166},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17846053838729858},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1653907597064972},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2008.2001734","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2001734","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.485.7690","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.485.7690","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cerc.utexas.edu/utda/publications/substrateNoise_TVLSI.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.75,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1828169756","https://openalex.org/W1994727380","https://openalex.org/W2014468894","https://openalex.org/W2021411243","https://openalex.org/W2051290108","https://openalex.org/W2098661614","https://openalex.org/W2100740271","https://openalex.org/W2109650234","https://openalex.org/W2114772983","https://openalex.org/W2120490366","https://openalex.org/W2125232865","https://openalex.org/W2129722479","https://openalex.org/W2131466585","https://openalex.org/W2137332383","https://openalex.org/W2144874706","https://openalex.org/W2145750518","https://openalex.org/W2146166652","https://openalex.org/W2153997870","https://openalex.org/W2154462472","https://openalex.org/W2164251937","https://openalex.org/W2164992291","https://openalex.org/W2168619490","https://openalex.org/W2567474316","https://openalex.org/W4234844534","https://openalex.org/W4236477825","https://openalex.org/W4236940316","https://openalex.org/W4251096024"],"related_works":["https://openalex.org/W2261987718","https://openalex.org/W2124495928","https://openalex.org/W2096129555","https://openalex.org/W2097517502","https://openalex.org/W2129355781","https://openalex.org/W4363620137","https://openalex.org/W2052733504","https://openalex.org/W2152479836","https://openalex.org/W2161137937","https://openalex.org/W2134016418"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,66],"introduce":[4],"a":[5,27],"novel":[6],"substrate":[7,50,83,93,117],"noise":[8,41,51,84],"estimation":[9],"technique":[10],"during":[11],"early":[12],"floorplanning":[13,95],"for":[14,49,99],"mixed":[15,100],"signal":[16,101],"system-on-chip":[17],"(SOC),":[18],"based":[19,37],"on":[20,38],"block":[21],"preference":[22],"directed":[23],"graph":[24],"(BPDG).":[25],"Given":[26],"set":[28],"of":[29,56,71],"analog":[30],"and":[31,96],"digital":[32],"blocks,":[33],"BPDG":[34,74],"is":[35,111],"constructed":[36],"their":[39],"inherent":[40],"characteristics":[42],"to":[43],"capture":[44],"the":[45,69,108],"preferred":[46],"relative":[47],"locations":[48],"minimization.":[52],"For":[53],"each":[54],"instance":[55],"floorplan":[57],"in":[58],"sequence":[59],"pair":[60],"or":[61],"<i":[62],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[63],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">B*</i>":[64],"-tree,":[65],"efficiently":[67],"count":[68],"number":[70],"violations":[72],"against":[73],"which":[75],"correlates":[76],"remarkably":[77],"well":[78],"with":[79],"accurate":[80],"but":[81],"computation-intensive":[82],"modeling.":[85],"Thus,":[86],"our":[87],"BPDG-based":[88],"model":[89],"can":[90],"guide":[91],"fast":[92],"noise-aware":[94],"layout":[97],"optimization":[98],"SOC.":[102],"Our":[103],"experimental":[104],"results":[105],"show":[106],"that":[107],"proposed":[109],"approach":[110],"significantly":[112],"faster":[113],"than":[114],"conventional":[115],"full-blown":[116],"model-based":[118],"floorplanning.":[119]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}