{"id":"https://openalex.org/W2152826944","doi":"https://doi.org/10.1109/tvlsi.2008.2001564","title":"Circuit Techniques Utilizing Independent Gate Control in Double-Gate Technologies","display_name":"Circuit Techniques Utilizing Independent Gate Control in Double-Gate Technologies","publication_year":2008,"publication_date":"2008-11-25","ids":{"openalex":"https://openalex.org/W2152826944","doi":"https://doi.org/10.1109/tvlsi.2008.2001564","mag":"2152826944"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2001564","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2001564","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109109069","display_name":"Jente B. Kuang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jente B. Kuang","raw_affiliation_strings":["Research Division, Austin Research Laboratory, IBM, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Division, Austin Research Laboratory, IBM, Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102853887","display_name":"Keunwoo Kim","orcid":"https://orcid.org/0000-0003-1083-0385"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Keunwoo Kim","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111956726","display_name":"Ching-Te Chuang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Te Chuang","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111967881","display_name":"H\u00f9ng Ng\u00f4","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hung C. Ngo","raw_affiliation_strings":["Research Division, Austin Research Laboratory, IBM, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Division, Austin Research Laboratory, IBM, Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067896641","display_name":"Fadi H. Gebara","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fadi H. Gebara","raw_affiliation_strings":["Research Division, Austin Research Laboratory, IBM, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Division, Austin Research Laboratory, IBM, Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002966533","display_name":"Kevin Nowka","orcid":"https://orcid.org/0000-0002-5130-8318"},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin J. Nowka","raw_affiliation_strings":["Research Division, Austin Research Laboratory, IBM, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Division, Austin Research Laboratory, IBM, Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6718,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.74789185,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"16","issue":"12","first_page":"1657","last_page":"1665"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/charge-sharing","display_name":"Charge sharing","score":0.6544029116630554},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6519134044647217},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6120633482933044},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6004185676574707},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5621691942214966},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.506126344203949},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46921101212501526},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.41258078813552856},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3788827359676361},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30338987708091736}],"concepts":[{"id":"https://openalex.org/C2781179661","wikidata":"https://www.wikidata.org/wiki/Q5074272","display_name":"Charge sharing","level":3,"score":0.6544029116630554},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6519134044647217},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6120633482933044},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6004185676574707},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5621691942214966},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.506126344203949},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46921101212501526},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.41258078813552856},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3788827359676361},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30338987708091736},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2001564","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2001564","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1489111899","https://openalex.org/W1509276103","https://openalex.org/W1896973036","https://openalex.org/W1992376115","https://openalex.org/W2098286658","https://openalex.org/W2112475735","https://openalex.org/W2119143252","https://openalex.org/W2126700722","https://openalex.org/W2127587406","https://openalex.org/W2158705165","https://openalex.org/W2160395795","https://openalex.org/W2167967857","https://openalex.org/W2298000651","https://openalex.org/W2399775154","https://openalex.org/W2402637668","https://openalex.org/W6683521617"],"related_works":["https://openalex.org/W2014033206","https://openalex.org/W1993919688","https://openalex.org/W2556339610","https://openalex.org/W4285046132","https://openalex.org/W1977296016","https://openalex.org/W2898563729","https://openalex.org/W2588941787","https://openalex.org/W1971476921","https://openalex.org/W2912792813","https://openalex.org/W2544717275"],"abstract_inverted_index":{"Independent":[0],"gate":[1],"control":[2],"in":[3,40,95,117],"double-gate":[4],"(DG)":[5],"devices":[6,39,87],"enhances":[7],"circuit":[8,24],"performance":[9],"and":[10,16,36,70,85,92],"robustness":[11],"while":[12],"substantially":[13],"reducing":[14],"leakage":[15],"chip":[17],"area.":[18],"In":[19,57],"this":[20],"paper,":[21],"we":[22,60],"describe":[23],"techniques":[25],"which":[26],"take":[27],"advantage":[28],"of":[29,34,63,106,138],"the":[30,45,79,90,104,135],"independent":[31],"biasing":[32],"properties":[33],"symmetrical":[35],"asymmetrical":[37],"DG":[38,42,96,139],"design.":[41],"circuits":[43,119],"at":[44],"25-nm":[46],"node":[47],"are":[48],"analyzed":[49],"via":[50],"mixed-mode":[51],"numerical":[52],"simulations":[53],"using":[54,128],"Taurus":[55],"MEDICI.":[56],"dynamic":[58,118],"circuits,":[59],"give":[61],"examples":[62],"conditional":[64,74],"keepers,":[65],"charge":[66,99],"sharing":[67,100],"prevention":[68],"scheme,":[69],"static":[71],"keepers.":[72],"A":[73,98,122],"keeper":[75,84],"can":[76],"dynamically":[77],"achieve":[78],"optimal":[80],"strength":[81],"ratio":[82],"between":[83],"evaluation":[86],"by":[88],"utilizing":[89,103],"front-":[91],"backchannel":[93],"currents":[94],"devices.":[97,140],"mitigation":[101],"scheme":[102,116],"back-gate":[105],"a":[107,129],"logic":[108],"transistor":[109],"is":[110,120],"then":[111],"described.":[112],"Static":[113],"data":[114],"retention":[115],"proposed.":[121],"case":[123],"study":[124],"for":[125],"analog":[126],"applications":[127],"voltage":[130],"controlled":[131],"oscillator":[132],"(VCO)":[133],"illustrates":[134],"specific":[136],"advantages":[137]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}