{"id":"https://openalex.org/W2113182920","doi":"https://doi.org/10.1109/tvlsi.2008.2001427","title":"Programmable Logic Core Enhancements for High-Speed On-Chip Interfaces","display_name":"Programmable Logic Core Enhancements for High-Speed On-Chip Interfaces","publication_year":2009,"publication_date":"2009-07-22","ids":{"openalex":"https://openalex.org/W2113182920","doi":"https://doi.org/10.1109/tvlsi.2008.2001427","mag":"2113182920"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2001427","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2001427","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110246862","display_name":"B.R. Quinton","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"B.R. Quinton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S. Wilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":1.0687,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.79656914,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"17","issue":"9","first_page":"1334","last_page":"1339"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.7921983003616333},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.7693514227867126},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6954196691513062},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.6937596797943115},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.631484866142273},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5954148769378662},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5471307039260864},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5449286103248596},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5431396961212158},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.5115810036659241},{"id":"https://openalex.org/keywords/complex-programmable-logic-device","display_name":"Complex programmable logic device","score":0.49040675163269043},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.47848743200302124},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.47816070914268494},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.46729448437690735},{"id":"https://openalex.org/keywords/erasable-programmable-logic-device","display_name":"Erasable programmable logic device","score":0.448293000459671},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44147735834121704},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4362605810165405}],"concepts":[{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.7921983003616333},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.7693514227867126},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6954196691513062},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.6937596797943115},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.631484866142273},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5954148769378662},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5471307039260864},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5449286103248596},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5431396961212158},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.5115810036659241},{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.49040675163269043},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.47848743200302124},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.47816070914268494},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.46729448437690735},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.448293000459671},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44147735834121704},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4362605810165405},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2001427","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2001427","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1977850862","https://openalex.org/W2035626076","https://openalex.org/W2099034654","https://openalex.org/W2100580949","https://openalex.org/W2104603273","https://openalex.org/W2112511154","https://openalex.org/W2116007187","https://openalex.org/W2119913792","https://openalex.org/W2121903852","https://openalex.org/W2122146819","https://openalex.org/W2129547250","https://openalex.org/W2143803406","https://openalex.org/W2147419146","https://openalex.org/W2154013582","https://openalex.org/W2162546785","https://openalex.org/W2163835931","https://openalex.org/W4233961883"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3117015220","https://openalex.org/W3013792460","https://openalex.org/W133576369","https://openalex.org/W1904803855","https://openalex.org/W3022525969","https://openalex.org/W2376859467","https://openalex.org/W4389045693","https://openalex.org/W2054740893","https://openalex.org/W2764789987"],"abstract_inverted_index":{"Programmable":[0],"logic":[1,45,123],"cores":[2],"(PLCs)":[3],"offer":[4],"a":[5,12],"means":[6],"of":[7,77,163],"providing":[8],"post-fabrication":[9,35],"reconfigurability":[10],"to":[11,20,62,74,131,143,153],"SoC":[13,24,122],"design.":[14],"This":[15,56],"ability":[16],"has":[17],"the":[18,23,64,75,78,158,164,168,174],"potential":[19],"significantly":[21],"enhance":[22],"design":[25,31],"process":[26],"by":[27,71],"enabling":[28],"post-silicon":[29],"debugging,":[30],"error":[32],"correction":[33],"and":[34],"feature":[36],"enhancement.":[37],"However,":[38],"circuits":[39],"implemented":[40],"in":[41,99,112,146],"general":[42],"purpose":[43],"programmable":[44,148,165],"will":[46],"inevitably":[47],"have":[48],"lower":[49],"timing":[50],"performance":[51,89],"than":[52],"fixed":[53],"function":[54],"circuits.":[55],"fundamental":[57],"mismatch":[58],"makes":[59],"it":[60],"difficult":[61],"use":[63],"PLC":[65,79,113],"effectively.":[66],"We":[67,150],"address":[68,103],"this":[69,100,155],"problem":[70],"proposing":[72],"changes":[73,180],"structure":[76,160],"itself;":[80],"these":[81,178],"architectural":[82,179],"enhancements":[83],"enable":[84],"circuit":[85],"implementations":[86],"with":[87,119],"high":[88],"interfaces.":[90,106],"In":[91],"previous":[92],"work":[93,101],"we":[94,102,171],"addressed":[95],"system":[96],"bus":[97],"interfaces,":[98],"direct":[104,133],"synchronous":[105,134],"Our":[107,126],"results":[108],"show":[109,172],"significant":[110],"improvement":[111],"interface":[114],"timing,":[115],"such":[116],"that":[117,173],"interaction":[118],"full-speed":[120],"fixed-function":[121],"is":[124],"possible.":[125],"enhanced":[127],"PLCs":[128],"are":[129,151],"able":[130,152],"implement":[132],"interfaces":[135],"running":[136],"at,":[137],"on":[138],"average,":[139],"662":[140],"MHz":[141,145],"(compared":[142],"249":[144],"regular":[147],"logic).":[149],"do":[154],"without":[156],"compromising":[157],"basic":[159],"or":[161],"routiblity":[162],"fabric.":[166],"At":[167],"same":[169],"time,":[170],"area":[175],"overhead":[176],"for":[177],"was":[181],"approximately":[182],"1%.":[183]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}