{"id":"https://openalex.org/W2127016091","doi":"https://doi.org/10.1109/tvlsi.2008.2001134","title":"A Novel Mutation-Based Validation Paradigm for High-Level Hardware Descriptions","display_name":"A Novel Mutation-Based Validation Paradigm for High-Level Hardware Descriptions","publication_year":2008,"publication_date":"2008-09-30","ids":{"openalex":"https://openalex.org/W2127016091","doi":"https://doi.org/10.1109/tvlsi.2008.2001134","mag":"2127016091"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2001134","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2001134","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005241137","display_name":"J. Campos","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"J. Campos","raw_affiliation_strings":["Park Vaughan & Fleming Patent Law Firm, Davis, CA, USA","Park Vaughan & Fleming Patent Law Firm, Davis, CA"],"affiliations":[{"raw_affiliation_string":"Park Vaughan & Fleming Patent Law Firm, Davis, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Park Vaughan & Fleming Patent Law Firm, Davis, CA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057526944","display_name":"Hussain Al-Asaad","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Al-Asaad","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Davis, CA, USA","Dept. of Electrical and Computer Engineering, University of California, Davis, CA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of California, Davis, CA","institution_ids":["https://openalex.org/I84218800"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5005241137"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.10821128,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"16","issue":"11","first_page":"1499","last_page":"1512"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7298149466514587},{"id":"https://openalex.org/keywords/pseudorandom-number-generator","display_name":"Pseudorandom number generator","score":0.6091881394386292},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5074581503868103},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4901030957698822},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.47567978501319885},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.4299762547016144},{"id":"https://openalex.org/keywords/random-testing","display_name":"Random testing","score":0.41783300042152405},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3603813648223877},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3319241404533386},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32103973627090454},{"id":"https://openalex.org/keywords/test-case","display_name":"Test case","score":0.278700590133667},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.24466076493263245},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.18067237734794617},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12974661588668823},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.09341457486152649}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7298149466514587},{"id":"https://openalex.org/C140642157","wikidata":"https://www.wikidata.org/wiki/Q1623338","display_name":"Pseudorandom number generator","level":2,"score":0.6091881394386292},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5074581503868103},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4901030957698822},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.47567978501319885},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.4299762547016144},{"id":"https://openalex.org/C106159264","wikidata":"https://www.wikidata.org/wiki/Q17146789","display_name":"Random testing","level":4,"score":0.41783300042152405},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3603813648223877},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3319241404533386},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32103973627090454},{"id":"https://openalex.org/C128942645","wikidata":"https://www.wikidata.org/wiki/Q1568346","display_name":"Test case","level":3,"score":0.278700590133667},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.24466076493263245},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.18067237734794617},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12974661588668823},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.09341457486152649},{"id":"https://openalex.org/C152877465","wikidata":"https://www.wikidata.org/wiki/Q208042","display_name":"Regression analysis","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2001134","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2001134","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1485100803","https://openalex.org/W1534967306","https://openalex.org/W1606042138","https://openalex.org/W1994030500","https://openalex.org/W2011645538","https://openalex.org/W2049695835","https://openalex.org/W2098513789","https://openalex.org/W2100200969","https://openalex.org/W2103825248","https://openalex.org/W2136357775","https://openalex.org/W2138158344","https://openalex.org/W2142421549","https://openalex.org/W2145373667","https://openalex.org/W2150123366","https://openalex.org/W2155341425","https://openalex.org/W2155465797","https://openalex.org/W2161314693","https://openalex.org/W2165881531","https://openalex.org/W2303351778","https://openalex.org/W2538282703","https://openalex.org/W4232177410","https://openalex.org/W4233983565","https://openalex.org/W4235799760","https://openalex.org/W6684534873"],"related_works":["https://openalex.org/W2891375454","https://openalex.org/W2037205338","https://openalex.org/W2140179946","https://openalex.org/W2091533492","https://openalex.org/W2082561435","https://openalex.org/W2151773248","https://openalex.org/W2071657645","https://openalex.org/W1588361197","https://openalex.org/W1991935474","https://openalex.org/W4319302805"],"abstract_inverted_index":{"We":[0,31,51,67,101],"present":[1,33,69,81],"a":[2,34,104,117],"mutation-based":[3],"validation":[4,172],"paradigm":[5],"(MVP)":[6],"technology":[7],"that":[8,38,45,60,115,154],"can":[9,61],"handle":[10,62],"complete":[11],"high-level":[12,55,77,112],"microprocessor":[13],"implementations":[14,79],"and":[15,26,72,80,92,158],"is":[16,39,136],"based":[17],"on":[18,124],"explicit":[19],"design":[20,23,43,57,65],"error":[21,24,58],"modeling,":[22],"simulation,":[25],"model-directed":[27],"test":[28,98,107,118,133,147,160],"vector":[29,108,161],"generation.":[30],"first":[32],"control-based":[35],"coverage":[36],"measure":[37],"aimed":[40],"at":[41],"exposing":[42],"errors":[44],"incorrectly":[46],"set":[47],"control":[48],"signal":[49],"values.":[50],"then":[52,68],"describe":[53],"MVP's":[54,96,155],"concurrent":[56],"simulator":[59],"various":[63,82,143],"modeled":[64],"errors.":[66],"fundamental":[70],"techniques":[71],"data":[73,90],"structures":[74,91],"for":[75,111],"analyzing":[76],"circuit":[78],"optimizations":[83],"to":[84],"speed":[85,94,130],"up":[86,95,131],"the":[87,132,146],"processing":[88],"of":[89,145],"consequently":[93],"overall":[97],"generation":[99,109,148,162],"process.":[100,149],"next":[102],"introduce":[103],"new":[105],"automatic":[106],"technique":[110],"hardware":[113],"descriptions":[114],"generates":[116],"sequence":[119],"by":[120,138],"efficiently":[121],"solving":[122],"constraints":[123],"multiple":[125],"finite":[126],"state":[127],"machines.":[128],"To":[129],"generation,":[134],"MVP":[135,165],"empowered":[137],"learning":[139,156],"abilities":[140,157],"via":[141],"profiling":[142],"aspects":[144],"Our":[150],"experimental":[151],"results":[152],"show":[153],"automated":[159],"effectiveness":[163],"make":[164],"significantly":[166],"better":[167],"than":[168],"random":[169],"or":[170],"pseudorandom":[171],"techniques.":[173]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}