{"id":"https://openalex.org/W2142599019","doi":"https://doi.org/10.1109/tvlsi.2008.2000975","title":"Clock-Skew Test Module for Exploring Reliable Clock-Distribution Under Process and Global Voltage-Temperature Variations","display_name":"Clock-Skew Test Module for Exploring Reliable Clock-Distribution Under Process and Global Voltage-Temperature Variations","publication_year":2008,"publication_date":"2008-09-30","ids":{"openalex":"https://openalex.org/W2142599019","doi":"https://doi.org/10.1109/tvlsi.2008.2000975","mag":"2142599019"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2000975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000975","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101588279","display_name":"Kan Takeuchi","orcid":"https://orcid.org/0000-0003-0739-3081"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]},{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["JP","US"],"is_corresponding":true,"raw_author_name":"K. Takeuchi","raw_affiliation_strings":["Renesas Technology Corporation, Tokyo, Japan","Renesas Technol. Corp., Tokyo#TAB#"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Technol. Corp., Tokyo#TAB#","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008145639","display_name":"Atsushi Yoshikawa","orcid":"https://orcid.org/0000-0001-7020-5085"},"institutions":[{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]},{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"A. Yoshikawa","raw_affiliation_strings":["Renesas Technology Corporation, Tokyo, Japan","Renesas Technol. Corp., Tokyo#TAB#"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Technol. Corp., Tokyo#TAB#","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108608520","display_name":"M. Komoda","orcid":null},"institutions":[{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]},{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"M. Komoda","raw_affiliation_strings":["Renesas Technology Corporation, Tokyo, Japan","Renesas Technol. Corp., Tokyo#TAB#"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Technol. Corp., Tokyo#TAB#","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025206192","display_name":"Kazuhiko Kotani","orcid":"https://orcid.org/0000-0001-8119-633X"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]},{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"K. Kotani","raw_affiliation_strings":["Renesas Technology Corporation, Tokyo, Japan","Renesas Technol. Corp., Tokyo#TAB#"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Technol. Corp., Tokyo#TAB#","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075313399","display_name":"Hiromichi Matsushita","orcid":"https://orcid.org/0000-0002-1629-6630"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]},{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"H. Matsushita","raw_affiliation_strings":["Renesas Technology Corporation, Tokyo, Japan","Renesas Technol. Corp., Tokyo#TAB#"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Technol. Corp., Tokyo#TAB#","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110245550","display_name":"Y. Katsuki","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Katsuki","raw_affiliation_strings":["Hitachi ULSI Systems Company Limited, Fukuoka, Japan","Hitachi ULSI Systems Company Ltd., Fukuoka, Japan"],"affiliations":[{"raw_affiliation_string":"Hitachi ULSI Systems Company Limited, Fukuoka, Japan","institution_ids":["https://openalex.org/I65143321"]},{"raw_affiliation_string":"Hitachi ULSI Systems Company Ltd., Fukuoka, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089307554","display_name":"Y. Yamamoto","orcid":"https://orcid.org/0000-0003-0582-1505"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Yamamoto","raw_affiliation_strings":["Hitachi ULSI Systems Company Limited, Fukuoka, Japan","Hitachi ULSI Systems Company Ltd., Fukuoka, Japan"],"affiliations":[{"raw_affiliation_string":"Hitachi ULSI Systems Company Limited, Fukuoka, Japan","institution_ids":["https://openalex.org/I65143321"]},{"raw_affiliation_string":"Hitachi ULSI Systems Company Ltd., Fukuoka, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017861176","display_name":"Takashi Sat\u014d","orcid":"https://orcid.org/0000-0002-1577-8259"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Sato","raw_affiliation_strings":["Hitachi ULSI Systems Company Limited, Fukuoka, Japan","Hitachi ULSI Systems Company Ltd., Fukuoka, Japan"],"affiliations":[{"raw_affiliation_string":"Hitachi ULSI Systems Company Limited, Fukuoka, Japan","institution_ids":["https://openalex.org/I65143321"]},{"raw_affiliation_string":"Hitachi ULSI Systems Company Ltd., Fukuoka, Japan","institution_ids":["https://openalex.org/I65143321"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5101588279"],"corresponding_institution_ids":["https://openalex.org/I4210153176","https://openalex.org/I75636454"],"apc_list":null,"apc_paid":null,"fwci":1.3318,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.82478874,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"16","issue":"11","first_page":"1559","last_page":"1566"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7617464065551758},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7330916523933411},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7126723527908325},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5446781516075134},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.503335177898407},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.49821972846984863},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48672154545783997},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.45056337118148804},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4119095206260681},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4026602506637573},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30440080165863037},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2319861352443695},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.15327727794647217},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08246558904647827}],"concepts":[{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7617464065551758},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7330916523933411},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7126723527908325},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5446781516075134},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.503335177898407},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.49821972846984863},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48672154545783997},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.45056337118148804},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4119095206260681},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4026602506637573},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30440080165863037},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2319861352443695},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.15327727794647217},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08246558904647827},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2000975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000975","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6100000143051147,"display_name":"Life in Land","id":"https://metadata.un.org/sdg/15"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1517661712","https://openalex.org/W1967125811","https://openalex.org/W1985384298","https://openalex.org/W2002982872","https://openalex.org/W2033443176","https://openalex.org/W2106565868","https://openalex.org/W2117287327","https://openalex.org/W2117648153","https://openalex.org/W2129212061","https://openalex.org/W2133916137","https://openalex.org/W2150526221","https://openalex.org/W2152486274","https://openalex.org/W2160841000","https://openalex.org/W2170113561","https://openalex.org/W2170869397","https://openalex.org/W4236222489","https://openalex.org/W4245810945","https://openalex.org/W4250703801","https://openalex.org/W6651062404"],"related_works":["https://openalex.org/W2116514610","https://openalex.org/W2003180247","https://openalex.org/W1487986186","https://openalex.org/W331180034","https://openalex.org/W1514283284","https://openalex.org/W2121694082","https://openalex.org/W2144518356","https://openalex.org/W1948037593","https://openalex.org/W1506442459","https://openalex.org/W2158864330"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,59],"clock-skew":[4,34],"test":[5,21,53,134],"module":[6,22,54,135],"for":[7,63,103,114,122],"exploring":[8],"reliable":[9,140],"clock":[10,74,143],"distribution":[11],"under":[12,44],"process,":[13],"voltage,":[14],"and":[15,37,50,73,136],"temperature":[16],"(PVT)":[17],"variations.":[18],"The":[19,52,117],"proposed":[20,133],"enables":[23],"direct":[24],"evaluation":[25],"of":[26,86,109,119,131,142],"the":[27,33,39,105,110,120,123,129,132],"following":[28],"two":[29],"important":[30],"issues:":[31],"1)":[32],"process":[35,62],"variations":[36,46],"2)":[38],"robustness":[40],"against":[41],"race":[42],"problems":[43],"environmental":[45],"such":[47],"as":[48],"voltages":[49],"temperatures.":[51],"was":[55],"fabricated":[56],"by":[57,82],"using":[58],"90-nm":[60],"low-power":[61],"system-on-chip":[64],"(SoC).":[65],"It":[66],"contains":[67],"eight":[68],"blocks":[69,72,78,80],"including":[70],"H-tree":[71],"tree":[75],"synthesis":[76],"(CTS)-tree":[77],"(i.e.,":[79],"formed":[81],"clock-tree":[83],"synthesis),":[84],"each":[85],"which":[87],"has":[88,100],"1024":[89,111],"flip-flop":[90],"(FF)":[91],"pairs":[92,113],"with":[93],"small":[94],"hold-time":[95,107],"margins.":[96],"A":[97],"statistical":[98],"method":[99,138],"been":[101],"developed":[102],"analyzing":[104],"measured":[106,124],"margins":[108],"FF":[112],"80":[115],"chips.":[116],"example":[118],"analysis":[121,137],"results":[125],"is":[126],"presented,":[127],"confirming":[128],"effectiveness":[130],"toward":[139],"design":[141],"distribution.":[144]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}