{"id":"https://openalex.org/W2131874706","doi":"https://doi.org/10.1109/tvlsi.2008.2000870","title":"An Over-1-Gb/s Transceiver Core for Integration Into Large System-on-Chips for Consumer Electronics","display_name":"An Over-1-Gb/s Transceiver Core for Integration Into Large System-on-Chips for Consumer Electronics","publication_year":2008,"publication_date":"2008-08-04","ids":{"openalex":"https://openalex.org/W2131874706","doi":"https://doi.org/10.1109/tvlsi.2008.2000870","mag":"2131874706"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2000870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000870","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039195554","display_name":"Takefumi Yoshikawa","orcid":"https://orcid.org/0000-0002-9256-4422"},"institutions":[{"id":"https://openalex.org/I1283155146","display_name":"Panasonic (Japan)","ror":"https://ror.org/011tm7n37","country_code":"JP","type":"company","lineage":["https://openalex.org/I1283155146"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Yoshikawa","raw_affiliation_strings":["Matsushita Elecrric Indusrrial Company Limited, Moriguchi, Osaka, Japan","Matsushita Electr. Ind. Co. Ltd., Moriguchi"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Matsushita Elecrric Indusrrial Company Limited, Moriguchi, Osaka, Japan","institution_ids":["https://openalex.org/I1283155146"]},{"raw_affiliation_string":"Matsushita Electr. Ind. Co. Ltd., Moriguchi","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113677842","display_name":"T. Hirata","orcid":null},"institutions":[{"id":"https://openalex.org/I1283155146","display_name":"Panasonic (Japan)","ror":"https://ror.org/011tm7n37","country_code":"JP","type":"company","lineage":["https://openalex.org/I1283155146"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Hirata","raw_affiliation_strings":["Matsushita Elecrric Indusrrial Company Limited, Moriguchi, Osaka, Japan","Matsushita Electr. Ind. Co. Ltd., Moriguchi"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Matsushita Elecrric Indusrrial Company Limited, Moriguchi, Osaka, Japan","institution_ids":["https://openalex.org/I1283155146"]},{"raw_affiliation_string":"Matsushita Electr. Ind. Co. Ltd., Moriguchi","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055188990","display_name":"Tsuyoshi Ebuchi","orcid":null},"institutions":[{"id":"https://openalex.org/I1283155146","display_name":"Panasonic (Japan)","ror":"https://ror.org/011tm7n37","country_code":"JP","type":"company","lineage":["https://openalex.org/I1283155146"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Ebuchi","raw_affiliation_strings":["Matsushita Elecrric Indusrrial Company Limited, Moriguchi, Osaka, Japan","Matsushita Electr. Ind. Co. Ltd., Moriguchi"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Matsushita Elecrric Indusrrial Company Limited, Moriguchi, Osaka, Japan","institution_ids":["https://openalex.org/I1283155146"]},{"raw_affiliation_string":"Matsushita Electr. Ind. Co. Ltd., Moriguchi","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113898907","display_name":"T. Iwata","orcid":null},"institutions":[{"id":"https://openalex.org/I1283155146","display_name":"Panasonic (Japan)","ror":"https://ror.org/011tm7n37","country_code":"JP","type":"company","lineage":["https://openalex.org/I1283155146"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Iwata","raw_affiliation_strings":["Matsushita Elecrric Indusrrial Company Limited, Moriguchi, Osaka, Japan","Matsushita Electr. Ind. Co. Ltd., Moriguchi"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Matsushita Elecrric Indusrrial Company Limited, Moriguchi, Osaka, Japan","institution_ids":["https://openalex.org/I1283155146"]},{"raw_affiliation_string":"Matsushita Electr. Ind. Co. Ltd., Moriguchi","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062594632","display_name":"Yutaka Arima","orcid":"https://orcid.org/0000-0003-1420-7566"},"institutions":[{"id":"https://openalex.org/I1283155146","display_name":"Panasonic (Japan)","ror":"https://ror.org/011tm7n37","country_code":"JP","type":"company","lineage":["https://openalex.org/I1283155146"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Arima","raw_affiliation_strings":["Matsushita Elecrric Indusrrial Company Limited, Moriguchi, Osaka, Japan","Matsushita Electr. Ind. Co. Ltd., Moriguchi"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Matsushita Elecrric Indusrrial Company Limited, Moriguchi, Osaka, Japan","institution_ids":["https://openalex.org/I1283155146"]},{"raw_affiliation_string":"Matsushita Electr. Ind. Co. Ltd., Moriguchi","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043110110","display_name":"H. Yamauchi","orcid":"https://orcid.org/0000-0003-4033-8893"},"institutions":[{"id":"https://openalex.org/I1283155146","display_name":"Panasonic (Japan)","ror":"https://ror.org/011tm7n37","country_code":"JP","type":"company","lineage":["https://openalex.org/I1283155146"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Yamauchi","raw_affiliation_strings":["Matsushita Elecrric Indusrrial Company Limited, Moriguchi, Osaka, Japan","Matsushita Electr. Ind. Co. Ltd., Moriguchi"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Matsushita Elecrric Indusrrial Company Limited, Moriguchi, Osaka, Japan","institution_ids":["https://openalex.org/I1283155146"]},{"raw_affiliation_string":"Matsushita Electr. Ind. Co. Ltd., Moriguchi","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1283155146"],"apc_list":null,"apc_paid":null,"fwci":0.6784,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.7442174,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"16","issue":"9","first_page":"1187","last_page":"1198"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7201086282730103},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.653491735458374},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6467227935791016},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5330380797386169},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5072526335716248},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48080959916114807},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4127340316772461},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.41021719574928284},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33396995067596436},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.07859158515930176}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7201086282730103},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.653491735458374},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6467227935791016},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5330380797386169},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5072526335716248},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48080959916114807},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4127340316772461},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.41021719574928284},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33396995067596436},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.07859158515930176}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2000870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000870","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8500000238418579,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1490044358","https://openalex.org/W1527424663","https://openalex.org/W1926434562","https://openalex.org/W1963587303","https://openalex.org/W1982610482","https://openalex.org/W1983914570","https://openalex.org/W2009273929","https://openalex.org/W2013784738","https://openalex.org/W2098147514","https://openalex.org/W2124390946","https://openalex.org/W2126159061","https://openalex.org/W2143392198"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W2109491806","https://openalex.org/W3213608175","https://openalex.org/W2058044441","https://openalex.org/W3117675750","https://openalex.org/W2139484866","https://openalex.org/W2154351074","https://openalex.org/W2320812898"],"abstract_inverted_index":{"This":[0,60,102,196],"paper":[1],"describes":[2],"an":[3,232],"area-effective":[4],"1.5-Gb/s":[5],"transceiver":[6],"core":[7,45,103,137,169,184,197],"with":[8,111,149],"spread":[9],"spectrum":[10],"clocking":[11],"(SSC)":[12],"capability":[13],"that":[14],"is":[15,82],"suitable":[16],"for":[17,23,73,99,142],"integration":[18],"into":[19],"large":[20],"system-on-chips":[21],"(SoCs)":[22],"consumer":[24],"electronics":[25],"applications":[26],"such":[27],"as":[28],"audio":[29],"and":[30,43,75,89,95,115,130,135,147,181,227],"video":[31],"stream":[32],"data":[33,108,119,229],"transmission.":[34],"To":[35],"achieve":[36],"a":[37,47,52,63,85,92,116,127,139,182,199],"good":[38,96,218],"balance":[39],"between":[40],"SSC":[41,49,80],"performance":[42],"the":[44,136,143,178],"area,":[46],"novel":[48],"scheme":[50,81],"using":[51,165],"multi-level":[53],"(hierarchical)":[54],"phase-interpolator":[55],"technique":[56,61],"has":[57,105],"been":[58],"developed.":[59],"achieves":[62],"very":[64],"fine":[65],"clock":[66,107,141],"phase":[67],"shift":[68],"of":[69,160,186,202,208],"about":[70],"0.1":[71],"ps":[72],"precise":[74],"smooth":[76],"frequency":[77],"modulation.":[78],"The":[79,168],"based":[83],"on":[84,126],"digital":[86,106,128,133,144],"feed-forward":[87],"operation":[88,129],"leads":[90],"to":[91,177,206,244],"small":[93,183],"area":[94,185,207],"noise":[97],"robustness":[98],"SoC":[100],"integration.":[101],"also":[104,125],"recovery":[109],"(CDR)":[110],"jitter":[112,219],"tolerance":[113,220],"enhancement":[114],"simple":[117],"adaptive":[118],"equalizer":[120],"(AEQ).":[121],"These":[122],"functions":[123],"are":[124],"controlled":[131],"by":[132],"codes,":[134],"presupposes":[138],"multiphase":[140],"SSC,":[145],"CDR,":[146],"AEQ":[148],"shared":[150,166],"phase-locked":[151],"loop":[152],"(PLL)":[153],"topology.":[154],"A":[155],"test":[156],"chip":[157],"including":[158],"two":[159],"these":[161],"cores":[162],"was":[163],"fabricated":[164],"PLL.":[167],"showed":[170],"significant":[171],"peak":[172,203],"power":[173,204],"reduction":[174,205],"(-19":[175],"dB":[176],"non-SSC":[179],"situation)":[180],"0.25":[187],"mm":[188],"<sup":[189,211],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[190,212],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[191,213],"in":[192,239],"0.13-mum":[193],"CMOS":[194],"process.":[195],"achieved":[198,217],"remarkable":[200],"ratio":[201],"76":[209],"dB/mm":[210],".":[214],"Moreover,":[215],"it":[216],"(flat":[221],"0.8":[222],"UI":[223],"at":[224],">1":[225],"MHz)":[226],"stable":[228],"communication":[230],"over":[231,245],"STP":[233],"(shielded":[234],"twist":[235],"pair)":[236],"cable":[237],"ranging":[238],"length":[240],"from":[241],"1":[242],"m":[243],"22":[246],"m.":[247]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}