{"id":"https://openalex.org/W2104098610","doi":"https://doi.org/10.1109/tvlsi.2008.2000732","title":"Robust Concurrent Online Testing of Network-on-Chip-Based SoCs","display_name":"Robust Concurrent Online Testing of Network-on-Chip-Based SoCs","publication_year":2008,"publication_date":"2008-08-04","ids":{"openalex":"https://openalex.org/W2104098610","doi":"https://doi.org/10.1109/tvlsi.2008.2000732","mag":"2104098610"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2000732","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000732","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002764971","display_name":"Praveen S. Bhojwani","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P.S. Bhojwani","raw_affiliation_strings":["Department of Computer Science, Texas A and M University, College Station, TX, USA","Department of Computer Science, Texas A&M University College Station, TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Department of Computer Science, Texas A&M University College Station, TX#TAB#","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076611650","display_name":"Rajarshi Mahapatra","orcid":"https://orcid.org/0000-0003-0155-0218"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.N. Mahapatra","raw_affiliation_strings":["Department of Computer Science, Texas A and M University, College Station, TX, USA","Department of Computer Science, Texas A&M University College Station, TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Department of Computer Science, Texas A&M University College Station, TX#TAB#","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7628,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.77031987,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"16","issue":"9","first_page":"1199","last_page":"1209"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6988258361816406},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6648478507995605},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6303327679634094},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5727320909500122},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5109371542930603},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.28775298595428467},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13490095734596252}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6988258361816406},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6648478507995605},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6303327679634094},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5727320909500122},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5109371542930603},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.28775298595428467},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13490095734596252},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2000732","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000732","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1519719839","https://openalex.org/W1572969092","https://openalex.org/W1573562958","https://openalex.org/W2011403724","https://openalex.org/W2031732101","https://openalex.org/W2054302810","https://openalex.org/W2054971791","https://openalex.org/W2096946389","https://openalex.org/W2119677480","https://openalex.org/W2123184444","https://openalex.org/W2125890858","https://openalex.org/W2132881562","https://openalex.org/W2139719908","https://openalex.org/W2140048897","https://openalex.org/W2140328213","https://openalex.org/W2143242305","https://openalex.org/W2145482088","https://openalex.org/W2146091063","https://openalex.org/W2151243068","https://openalex.org/W2160224718","https://openalex.org/W2160642395","https://openalex.org/W4205608751","https://openalex.org/W4245203543","https://openalex.org/W6631166598"],"related_works":["https://openalex.org/W2036806516","https://openalex.org/W1967394420","https://openalex.org/W2565425548","https://openalex.org/W2392009442","https://openalex.org/W13556768","https://openalex.org/W2100663632","https://openalex.org/W2154106283","https://openalex.org/W2912613323","https://openalex.org/W2031621863","https://openalex.org/W2353292666"],"abstract_inverted_index":{"Lifetime":[0],"concerns":[1],"for":[2,142],"complex":[3],"systems-on-a-chip":[4],"(SoC)":[5],"designs":[6,86],"due":[7,45],"to":[8,18,24,46,71,87],"decreasing":[9],"levels":[10],"in":[11,35,49,134],"reliability":[12],"motivate":[13],"the":[14,31,36,64,101,106,138,143,166,173],"development":[15],"of":[16,33,51,66,95,110,114,119,140,145,186],"solutions":[17],"ensure":[19],"reliable":[20],"operation.":[21],"A":[22,75,190],"precursor":[23],"any":[25],"proposed":[26],"recovery":[27],"scheme":[28],"would":[29,126,188],"require":[30],"identification":[32],"failures":[34],"system.":[37,102],"Non-concurrent":[38],"in-field":[39],"testing":[40,69],"is":[41,80,132,194],"an":[42,135],"impractical":[43],"solution":[44],"prohibitive":[47],"costs":[48],"terms":[50],"test":[52,55,76,90,96,156,163],"power":[53,170],"and":[54,108,149,162,197,200],"time":[56],"<i":[57,174],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[58,175],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">.</i>":[59],"This":[60,103],"novel":[61],"research":[62,104,167],"proposes":[63],"use":[65],"concurrent":[67],"online":[68,89],"(COLT)":[70],"circumvent":[72],"these":[73,125],"issues.":[74],"infrastructure-intellectual":[77],"property":[78],"(TI-IP)":[79],"deployed":[81,133],"within":[82,100,154],"network-on-chip":[83],"(NoC)-based":[84],"SoC":[85,155],"provide":[88],"support":[91],"while":[92],"managing":[93],"intrusion":[94],"into":[97],"executing":[98],"applications":[99],"describes":[105],"architecture":[107],"operation":[109],"a":[111],"TI-IP":[112,151,192],"capable":[113],"COLT.":[115],"To":[116],"address":[117],"scalability":[118],"this":[120],"solution,":[121],"we":[122],"show":[123],"how":[124,183],"operate":[127],"when":[128],"more":[129],"than":[130],"one":[131],"SoC.":[136],"In":[137],"absence":[139],"benchmarks":[141,164],"analysis":[144],"COLT,":[146],"two":[147],"baseline":[148],"eight":[150],"configuration":[152],"variations":[153],"configurations":[157,185],"were":[158],"developed":[159],"using":[160],"application":[161],"from":[165,172],"domain.":[168],"The":[169],"profiles":[171],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">NoCSim</i>":[176],"simulation":[177],"environment":[178],"are":[179,203],"reported":[180],"here":[181],"demonstrating":[182],"different":[184],"TI-IPs":[187],"operate.":[189],"robust":[191],"protocol":[193],"also":[195],"specified":[196],"possible":[198],"hazards":[199],"their":[201],"mitigations":[202],"identified.":[204]},"counts_by_year":[{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}