{"id":"https://openalex.org/W2133202425","doi":"https://doi.org/10.1109/tvlsi.2008.2000727","title":"Dynamically Configurable Bus Topologies for High-Performance On-Chip Communication","display_name":"Dynamically Configurable Bus Topologies for High-Performance On-Chip Communication","publication_year":2008,"publication_date":"2008-09-24","ids":{"openalex":"https://openalex.org/W2133202425","doi":"https://doi.org/10.1109/tvlsi.2008.2000727","mag":"2133202425"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2000727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000727","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033148161","display_name":"K.S. Vijay Sekar","orcid":"https://orcid.org/0000-0003-1092-4656"},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]},{"id":"https://openalex.org/I1296127346","display_name":"Broadcom (Israel)","ror":"https://ror.org/01jsrac29","country_code":"IL","type":"company","lineage":["https://openalex.org/I1296127346","https://openalex.org/I4210127325"]}],"countries":["IL","US"],"is_corresponding":true,"raw_author_name":"K. Sekar","raw_affiliation_strings":["Broadcom Corporation, San Diego, CA, USA",", Broadcom Corp., San Diego, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Broadcom Corporation, San Diego, CA, USA","institution_ids":["https://openalex.org/I4210127325"]},{"raw_affiliation_string":", Broadcom Corp., San Diego, CA#TAB#","institution_ids":["https://openalex.org/I1296127346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091469508","display_name":"Kanishka Lahiri","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K. Lahiri","raw_affiliation_strings":["Intel Corporation, Bangalore, India","Intel Corporation, Bangalore India"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Intel Corporation, Bangalore India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065766721","display_name":"Anand Raghunathan","orcid":"https://orcid.org/0000-0002-4624-564X"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Raghunathan","raw_affiliation_strings":["Purdue University, West Lafayette, IN, USA","Purdue Univ., West LaFayette, IN"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Purdue Univ., West LaFayette, IN","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025308099","display_name":"S. Dey","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Dey","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, San Diego, CA, USA","Department of Electrical and Computer Engineering, University of California San Diego, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California San Diego, CA#TAB#","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5033148161"],"corresponding_institution_ids":["https://openalex.org/I1296127346","https://openalex.org/I4210127325"],"apc_list":null,"apc_paid":null,"fwci":1.5436,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.85667414,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"16","issue":"10","first_page":"1413","last_page":"1426"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.618232011795044},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5898247957229614},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.486494243144989},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3613073229789734},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.34731703996658325},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.21363067626953125},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13623332977294922},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0792718231678009}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.618232011795044},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5898247957229614},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.486494243144989},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3613073229789734},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.34731703996658325},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.21363067626953125},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13623332977294922},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0792718231678009},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2000727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000727","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1556480701","https://openalex.org/W1824356217","https://openalex.org/W2011039300","https://openalex.org/W2051399265","https://openalex.org/W2053415041","https://openalex.org/W2100519472","https://openalex.org/W2101686415","https://openalex.org/W2101750853","https://openalex.org/W2102251435","https://openalex.org/W2111927499","https://openalex.org/W2116648802","https://openalex.org/W2121606987","https://openalex.org/W2122962786","https://openalex.org/W2126213936","https://openalex.org/W2126689831","https://openalex.org/W2126940339","https://openalex.org/W2137009711","https://openalex.org/W2137313792","https://openalex.org/W2140407832","https://openalex.org/W2141619954","https://openalex.org/W2147761372","https://openalex.org/W2151606410","https://openalex.org/W2160566592","https://openalex.org/W2161755212","https://openalex.org/W2166921037","https://openalex.org/W2167378481","https://openalex.org/W2171825402","https://openalex.org/W2411153393","https://openalex.org/W2987657883","https://openalex.org/W4235366349","https://openalex.org/W4248688512","https://openalex.org/W4249840435","https://openalex.org/W4253421773","https://openalex.org/W6677440864"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2086397253","https://openalex.org/W2478288626","https://openalex.org/W4391913857","https://openalex.org/W2350741829"],"abstract_inverted_index":{"The":[0],"on-chip":[1,134],"communication":[2,18,28,65,81,94],"architecture":[3,51,66,82],"is":[4,97],"a":[5,49,154,177,194,245],"primary":[6],"determinant":[7],"of":[8,20,63,89,142,156,166,197,229],"overall":[9],"performance":[10,192],"in":[11,234,248],"complex":[12],"system-on-chip":[13],"(SoC)":[14],"designs.":[15],"Since":[16],"the":[17,56,64,68,80,87,93,167],"requirements":[19],"SoC":[21,90,208],"components":[22,69,91],"can":[23,38,53,129],"vary":[24],"significantly":[25],"over":[26,237],"time,":[27],"architectures":[29],"that":[30,52,225],"dynamically":[31,77],"detect":[32],"and":[33,67,111,136,150,172,191,216,244],"adapt":[34,55],"to":[35,71,92,153,186,205,231],"such":[36],"variations":[37],"substantially":[39],"improve":[40],"system":[41],"performance.":[42],"In":[43,119],"this":[44,75,120],"paper,":[45,121],"we":[46,122],"propose":[47],"Flexbus,":[48],"new":[50,100],"efficiently":[54],"<i":[57,60,101,104,107,112,115],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[58,61,102,105,108,113,116],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">logical</i>":[59],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">connectivity</i>":[62],"connected":[70],"it.":[72],"Flexbus":[73,147,162,204,226],"achieves":[74],"by":[76],"controlling":[78],"both":[79],"topology,":[83],"as":[84,86,163],"well":[85],"mapping":[88],"architecture.":[95],"This":[96],"achieved":[98],"through":[99],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">dynamic</i>":[103],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">bridge</i>":[106],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">by-pass</i>":[109],",":[110],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">component</i>":[114],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">remapping</i>":[117],"techniques.":[118],"introduce":[123],"these":[124],"techniques,":[125],"describe":[126],"how":[127],"they":[128],"be":[130],"realized":[131],"within":[132],"modern":[133],"buses,":[135],"discuss":[137],"policies":[138],"for":[139],"run-time":[140],"reconfiguration":[141],"Flexbus-based":[143],"architectures.The":[144],"techniques":[145],"underlying":[146],"are":[148,151],"general,":[149],"applicable":[152],"variety":[155,196],"bus":[157],"standards.":[158],"We":[159,181,201],"have":[160,173,202],"implemented":[161],"an":[164,211,218],"extension":[165],"popular":[168],"AMBA":[169],"AHB":[170],"bus,":[171],"evaluated":[174],"it":[175],"using":[176],"commercial":[178],"design":[179],"flow.":[180],"report":[182],"on":[183],"experiments":[184],"conducted":[185],"analyze":[187],"its":[188],"area,":[189],"timing,":[190],"under":[193],"wide":[195],"system-level":[198],"traffic":[199],"profiles.":[200],"applied":[203],"two":[206],"example":[207],"designs:":[209],"1)":[210],"IEEE":[212],"802.11":[213],"MAC":[214],"processor":[215],"2)":[217],"UMTS":[219],"turbo":[220],"decoder.":[221],"Our":[222],"results":[223],"show":[224],"provides":[227],"gains":[228],"up":[230],"34.55":[232],"%":[233],"application":[235],"data-rates":[236],"conventional":[238],"architectures,":[239],"with":[240],"negligible":[241],"area":[242],"overhead":[243],"3.2%":[246],"penalty":[247],"clock":[249],"period.":[250]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-01T17:29:45.350535","created_date":"2025-10-10T00:00:00"}