{"id":"https://openalex.org/W2112699739","doi":"https://doi.org/10.1109/tvlsi.2008.2000525","title":"Efficient Communication Between the Embedded Processor and the Reconfigurable Logic on an FPGA","display_name":"Efficient Communication Between the Embedded Processor and the Reconfigurable Logic on an FPGA","publication_year":2008,"publication_date":"2008-07-29","ids":{"openalex":"https://openalex.org/W2112699739","doi":"https://doi.org/10.1109/tvlsi.2008.2000525","mag":"2112699739"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2000525","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000525","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070576780","display_name":"Joshua Noseworthy","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123572","display_name":"Mercury Systems (United States)","ror":"https://ror.org/02rd7bb97","country_code":"US","type":"company","lineage":["https://openalex.org/I4210123572"]},{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"J. Noseworthy","raw_affiliation_strings":["Mercury Computer Systems, Chelmsford, MA, USA","Northeastern University, Boston (MA)#TAB#"],"affiliations":[{"raw_affiliation_string":"Mercury Computer Systems, Chelmsford, MA, USA","institution_ids":["https://openalex.org/I4210123572"]},{"raw_affiliation_string":"Northeastern University, Boston (MA)#TAB#","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083047329","display_name":"Miriam Leeser","orcid":"https://orcid.org/0000-0002-5624-056X"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Leeser","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA","Department of Electrical and Computer Engineering, Northeastern University, Boston, MA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northeastern University, Boston, MA","institution_ids":["https://openalex.org/I12912129"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5070576780"],"corresponding_institution_ids":["https://openalex.org/I12912129","https://openalex.org/I4210123572"],"apc_list":null,"apc_paid":null,"fwci":2.6128,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.90050545,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"16","issue":"8","first_page":"1083","last_page":"1090"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8654690384864807},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7186090350151062},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6571663618087769},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5528601408004761},{"id":"https://openalex.org/keywords/software-defined-radio","display_name":"Software-defined radio","score":0.5004532337188721},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.477939635515213},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47257199883461},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.44521600008010864},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3278748691082001},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13157698512077332}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8654690384864807},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7186090350151062},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6571663618087769},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5528601408004761},{"id":"https://openalex.org/C171115542","wikidata":"https://www.wikidata.org/wiki/Q1331892","display_name":"Software-defined radio","level":2,"score":0.5004532337188721},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.477939635515213},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47257199883461},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.44521600008010864},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3278748691082001},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13157698512077332}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2000525","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000525","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W201501199","https://openalex.org/W2103029987","https://openalex.org/W2123624675","https://openalex.org/W4230480419","https://openalex.org/W6811672510"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2170552397","https://openalex.org/W1876592433","https://openalex.org/W2540393334","https://openalex.org/W2369416268","https://openalex.org/W2390042878","https://openalex.org/W2062932566","https://openalex.org/W275424163"],"abstract_inverted_index":{"Increasing":[0],"device":[1],"densities":[2],"have":[3],"prompted":[4],"FPGA":[5,72],"manufacturers,":[6],"such":[7],"as":[8,58],"Xilinx":[9,33],"and":[10,21,69],"Altera,":[11],"to":[12],"incorporate":[13],"larger":[14],"embedded":[15,23,44],"components,":[16],"including":[17],"multipliers,":[18],"DSP":[19],"blocks":[20],"even":[22],"processors.":[24],"One":[25],"of":[26,40],"the":[27,32,38,41,66,70],"recent":[28],"architectural":[29],"enhancements":[30],"in":[31],"Virtex":[34],"family":[35],"architecture":[36],"is":[37],"introduction":[39],"PowerPC405":[42,67],"hard-core":[43],"processor.":[45],"In":[46],"this":[47],"paper":[48],"we":[49],"present":[50],"a":[51,59],"software":[52],"defined":[53],"radio":[54],"application":[55],"that":[56],"serves":[57],"vehicle":[60],"for":[61],"investigating":[62],"effective":[63],"communication":[64],"between":[65],"processor":[68],"surrounding":[71],"fabric.":[73]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}