{"id":"https://openalex.org/W2142398371","doi":"https://doi.org/10.1109/tvlsi.2008.2000514","title":"Unified Convolutional/Turbo Decoder Design Using Tile-Based Timing Analysis of VA/MAP Kernel","display_name":"Unified Convolutional/Turbo Decoder Design Using Tile-Based Timing Analysis of VA/MAP Kernel","publication_year":2008,"publication_date":"2008-09-24","ids":{"openalex":"https://openalex.org/W2142398371","doi":"https://doi.org/10.1109/tvlsi.2008.2000514","mag":"2142398371"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2000514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000514","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021616991","display_name":"Fan-Min Li","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Fan-Min Li","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng, Nat. Taiwan Univ., Taipei"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng, Nat. Taiwan Univ., Taipei","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070260848","display_name":"Cheng-Hung Lin","orcid":"https://orcid.org/0000-0001-8373-2271"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Hung Lin","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng, Nat. Taiwan Univ., Taipei"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng, Nat. Taiwan Univ., Taipei","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109465340","display_name":"An-Yeu Wu","orcid":"https://orcid.org/0000-0003-4731-8633"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"An-Yeu Wu","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng, Nat. Taiwan Univ., Taipei"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng, Nat. Taiwan Univ., Taipei","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":1.6794,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.85247366,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"16","issue":"10","first_page":"1358","last_page":"1371"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/convolutional-code","display_name":"Convolutional code","score":0.8226597309112549},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7922572493553162},{"id":"https://openalex.org/keywords/turbo-code","display_name":"Turbo code","score":0.7667568325996399},{"id":"https://openalex.org/keywords/viterbi-algorithm","display_name":"Viterbi algorithm","score":0.6025161743164062},{"id":"https://openalex.org/keywords/soft-decision-decoder","display_name":"Soft-decision decoder","score":0.5986985564231873},{"id":"https://openalex.org/keywords/viterbi-decoder","display_name":"Viterbi decoder","score":0.5980866551399231},{"id":"https://openalex.org/keywords/serial-concatenated-convolutional-codes","display_name":"Serial concatenated convolutional codes","score":0.5325595140457153},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.4965837597846985},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.45642703771591187},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.438588410615921},{"id":"https://openalex.org/keywords/turbo-equalizer","display_name":"Turbo equalizer","score":0.43523284792900085},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3730829954147339},{"id":"https://openalex.org/keywords/concatenated-error-correction-code","display_name":"Concatenated error correction code","score":0.21434557437896729},{"id":"https://openalex.org/keywords/block-code","display_name":"Block code","score":0.0977432131767273},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08157902956008911}],"concepts":[{"id":"https://openalex.org/C157899210","wikidata":"https://www.wikidata.org/wiki/Q1395022","display_name":"Convolutional code","level":3,"score":0.8226597309112549},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7922572493553162},{"id":"https://openalex.org/C114504821","wikidata":"https://www.wikidata.org/wiki/Q2164281","display_name":"Turbo code","level":3,"score":0.7667568325996399},{"id":"https://openalex.org/C60582962","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Viterbi algorithm","level":3,"score":0.6025161743164062},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.5986985564231873},{"id":"https://openalex.org/C117379686","wikidata":"https://www.wikidata.org/wiki/Q6996459","display_name":"Viterbi decoder","level":3,"score":0.5980866551399231},{"id":"https://openalex.org/C33529081","wikidata":"https://www.wikidata.org/wiki/Q18378194","display_name":"Serial concatenated convolutional codes","level":5,"score":0.5325595140457153},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4965837597846985},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.45642703771591187},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.438588410615921},{"id":"https://openalex.org/C12232224","wikidata":"https://www.wikidata.org/wiki/Q7853840","display_name":"Turbo equalizer","level":5,"score":0.43523284792900085},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3730829954147339},{"id":"https://openalex.org/C78944582","wikidata":"https://www.wikidata.org/wiki/Q5158264","display_name":"Concatenated error correction code","level":4,"score":0.21434557437896729},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.0977432131767273},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08157902956008911},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2008.2000514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000514","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:140.112.114.62:246246/150026","is_oa":false,"landing_page_url":"http://ntur.lib.ntu.edu.tw//handle/246246/150026","pdf_url":null,"source":{"id":"https://openalex.org/S4306402491","display_name":"NTUR (\u81fa\u7063\u6a5f\u69cb\u5178\u85cf)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I16733864","host_organization_name":"National Taiwan University","host_organization_lineage":["https://openalex.org/I16733864"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1523869137","https://openalex.org/W1540597053","https://openalex.org/W1549816735","https://openalex.org/W1562979145","https://openalex.org/W1991133427","https://openalex.org/W2045407304","https://openalex.org/W2048804570","https://openalex.org/W2092136075","https://openalex.org/W2102251435","https://openalex.org/W2104964752","https://openalex.org/W2121606987","https://openalex.org/W2135040510","https://openalex.org/W2138065170","https://openalex.org/W2141619954","https://openalex.org/W2142384583","https://openalex.org/W2151577343","https://openalex.org/W2987657883","https://openalex.org/W4255274414","https://openalex.org/W6632690487"],"related_works":["https://openalex.org/W2133857928","https://openalex.org/W2161773370","https://openalex.org/W2367491988","https://openalex.org/W2356694334","https://openalex.org/W2382058016","https://openalex.org/W2535886977","https://openalex.org/W2351678297","https://openalex.org/W120707411","https://openalex.org/W2148290163","https://openalex.org/W2290398523"],"abstract_inverted_index":{"To":[0],"satisfy":[1],"the":[2,9,33,38,42,84,98,101,124,153,164,189,266],"advanced":[3],"forward-error-correction":[4],"(FEC)":[5],"standards,":[6],"in":[7,63,157,260,265],"which":[8],"Convolutional":[10,213],"code":[11,14],"and":[12,41,51,94,118,130,230,233,242],"Turbo":[13,219],"may":[15],"co-exit,":[16],"a":[17,21,79,106,143,171,247],"prototype":[18],"design":[19],"of":[20,36,87,100,127,152,195,202,268],"unified":[22,144],"Convolutional/Turbo":[23,179,226,236],"decoder":[24,146,214,220,227,237],"is":[25,253,258],"proposed.":[26],"In":[27],"this":[28],"paper,":[29],"we":[30,77,104,169,197],"systematically":[31],"analyze":[32,83],"timing":[34,88,102,108,137,167],"charts":[35],"both":[37,128,158,178],"Viterbi":[39],"algorithm":[40],"MAP":[43,116,131,231,240],"algorithm.":[44],"Then,":[45],"three":[46,112],"techniques,":[47],"including":[48],"Distribution,":[49],"Pointer,":[50],"Parallel":[52],"schemes,":[53],"are":[54],"introduced;":[55],"they":[56],"can":[57,176,198],"be":[58],"used":[59],"as":[60,91,210],"flexible":[61],"tools":[62],"timing-chart":[64],"analysis":[65,138],"to":[66,72,82,163,255],"either":[67],"reduce":[68],"memory":[69],"size":[70,194],"or":[71],"increase":[73],"throughput":[74],"rate.":[75],"Furthermore,":[76],"propose":[78],"tile-based":[80],"methodology":[81],"key":[85],"features":[86],"charts,":[89],"such":[90,209],"computing/memory":[92],"units":[93],"hardware":[95],"utilization.":[96],"On":[97],"basis":[99],"analysis,":[103],"developed":[105],"VA/MAP":[107,120,159,166,244],"chart":[109],"that":[110,175,252],"has":[111],"modes":[113],"(VA":[114,215,228,238],"mode,":[115,117,239,241],"concurrent":[119,243],"mode)":[121],"by":[122],"complementing":[123],"idle":[125],"time":[126],"VA":[129],"decoding":[132,160,180],"procedures.":[133],"The":[134],"new":[135],"combined":[136],"helps":[139],"us":[140],"for":[141,183,205],"constructing":[142],"component":[145],"with":[147,192],"near":[148],"100%":[149],"utilization":[150],"rate":[151],"processing":[154],"element":[155],"(PE)":[156],"functions.":[161],"According":[162],"triple-mode":[165,172,235,269],"chart,":[168],"construct":[170,199],"FEC":[173,190,203,249,270],"kernel":[174,191,250],"perform":[177],"functions":[181],"seamlessly":[182],"different":[184,193,206],"communication":[185],"systems.":[186],"By":[187],"integrating":[188],"memory,":[196],"four":[200],"types":[201],"decoders":[204],"application":[207],"scenarios,":[208],"1)":[211],"standalone":[212,218],"mode);":[216,222,232],"2)":[217],"(MAP":[221],"3)":[223],"dual-":[224],"mode":[225,229],"4)":[234],"mode).":[245],"Finally,":[246],"prototyping":[248],"processor":[251],"compliant":[254],"3GPP":[256],"standard":[257],"verified":[259],"TSMC":[261],"0.18-mum":[262],"CMOS":[263],"process":[264],"type":[267],"decoder.":[271]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}