{"id":"https://openalex.org/W2171349697","doi":"https://doi.org/10.1109/tvlsi.2008.2000322","title":"Satisfiability Models for Maximum Transition Power","display_name":"Satisfiability Models for Maximum Transition Power","publication_year":2008,"publication_date":"2008-07-29","ids":{"openalex":"https://openalex.org/W2171349697","doi":"https://doi.org/10.1109/tvlsi.2008.2000322","mag":"2171349697"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2000322","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000322","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103190077","display_name":"Suchismita Roy","orcid":"https://orcid.org/0000-0002-7313-1453"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Roy","raw_affiliation_strings":["Department of Computer Science and Engineering, National Institute of Technology, Durgapur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Institute of Technology, Durgapur, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013205698","display_name":"P. P. Chakrabarti","orcid":"https://orcid.org/0000-0002-3553-8834"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P.P. Chakrabarti","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033329960","display_name":"Pallab Dasgupta","orcid":"https://orcid.org/0000-0002-2178-8154"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P. Dasgupta","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6559,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.8551594,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"16","issue":"8","first_page":"941","last_page":"951"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.8410810232162476},{"id":"https://openalex.org/keywords/satisfiability","display_name":"Satisfiability","score":0.8222635984420776},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6885336637496948},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6840065717697144},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5948142409324646},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5256142020225525},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.506857693195343},{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.4772876799106598},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.460171639919281},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45597729086875916},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.45187658071517944},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4408789873123169},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.4244718551635742},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4189334511756897},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40577203035354614},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.39564943313598633},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.19324058294296265},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16710048913955688},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11532050371170044},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10197925567626953}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.8410810232162476},{"id":"https://openalex.org/C168773769","wikidata":"https://www.wikidata.org/wiki/Q1350299","display_name":"Satisfiability","level":2,"score":0.8222635984420776},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6885336637496948},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6840065717697144},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5948142409324646},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5256142020225525},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.506857693195343},{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.4772876799106598},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.460171639919281},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45597729086875916},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.45187658071517944},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4408789873123169},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.4244718551635742},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4189334511756897},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40577203035354614},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.39564943313598633},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.19324058294296265},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16710048913955688},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11532050371170044},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10197925567626953},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2000322","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000322","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1518415489","https://openalex.org/W1905074186","https://openalex.org/W2020640915","https://openalex.org/W2051684831","https://openalex.org/W2093652003","https://openalex.org/W2106268153","https://openalex.org/W2108641898","https://openalex.org/W2118010253","https://openalex.org/W2129398548","https://openalex.org/W2134767109","https://openalex.org/W2149396421","https://openalex.org/W2155274471","https://openalex.org/W2160444875","https://openalex.org/W2164875860","https://openalex.org/W2165212115","https://openalex.org/W2167618854","https://openalex.org/W2340735175","https://openalex.org/W3023191323","https://openalex.org/W3141297747","https://openalex.org/W3144286773","https://openalex.org/W4233424594","https://openalex.org/W4244833076","https://openalex.org/W4255429656"],"related_works":["https://openalex.org/W1412895167","https://openalex.org/W2132684947","https://openalex.org/W2019500818","https://openalex.org/W2165817266","https://openalex.org/W2360180534","https://openalex.org/W2120257283","https://openalex.org/W2117563988","https://openalex.org/W2161696808","https://openalex.org/W4240466429","https://openalex.org/W2090956884"],"abstract_inverted_index":{"A":[0],"satisfiability-based":[1],"technique":[2,65],"for":[3],"symbolic":[4],"modeling":[5],"of":[6,25,32,75],"event":[7],"propagation":[8],"in":[9,14,21,48,61,81],"a":[10,29],"circuit":[11,27],"is":[12,36,54,66],"presented":[13],"this":[15],"paper":[16],"which":[17,53],"captures":[18],"the":[19,22,26,41,58,62,76],"events":[20],"internal":[23],"nodes":[24],"with":[28],"high":[30],"level":[31],"detail.":[33],"The":[34],"model":[35],"used":[37],"to":[38,71],"accurately":[39],"measure":[40],"peak":[42],"single":[43],"cycle":[44],"transition":[45],"power":[46],"consumption":[47],"combinational":[49],"and":[50,68,88],"sequential":[51],"circuits,":[52],"closely":[55],"affected":[56],"by":[57],"switching":[59],"activity":[60],"circuit.":[63],"Our":[64],"scalable,":[67],"adapts":[69],"easily":[70],"ever":[72],"increasing":[73],"sizes":[74],"custom":[77],"cells":[78],"(building":[79],"blocks)":[80],"today's":[82],"industry,":[83],"without":[84],"compromising":[85],"on":[86],"accuracy":[87],"correctness.":[89]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}