{"id":"https://openalex.org/W2105897643","doi":"https://doi.org/10.1109/tvlsi.2008.2000255","title":"Data Handling Limits of On-Chip Interconnects","display_name":"Data Handling Limits of On-Chip Interconnects","publication_year":2008,"publication_date":"2008-05-20","ids":{"openalex":"https://openalex.org/W2105897643","doi":"https://doi.org/10.1109/tvlsi.2008.2000255","mag":"2105897643"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2000255","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000255","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024044976","display_name":"Rohit Singhal","orcid":"https://orcid.org/0000-0002-0687-6930"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rohit Singhal","raw_affiliation_strings":["Department of Electrical Engineering Technology, Texas A and M University, College Station, TX, USA","Dept. of Electr. Eng. Technol., Texas A&M Univ., College Station, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering Technology, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr. Eng. Technol., Texas A&M Univ., College Station, TX","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112468803","display_name":"Gwan Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gwan Choi","raw_affiliation_strings":["Department of Electrical Engineering and Computer Engineering, Texas A and M University, College Station, TX, USA","Department of Electrical Engineering and Computer Engineering, Texas A&M University, College Station, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Engineering, Texas A&M University, College Station, TX","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103702897","display_name":"Rabi Mahapatra","orcid":"https://orcid.org/0000-0003-1702-8045"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rabi N. Mahapatra","raw_affiliation_strings":["Department of Computer Science, Texas A and M University, College Station, TX, USA","Department of Computer Science, Texas A&M University College Station, TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Department of Computer Science, Texas A&M University College Station, TX#TAB#","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0351,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.87060998,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"16","issue":"6","first_page":"707","last_page":"713"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7270066738128662},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5727022290229797},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5659550428390503},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5575291514396667},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.48836395144462585},{"id":"https://openalex.org/keywords/data-transmission","display_name":"Data transmission","score":0.44041404128074646},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42268872261047363},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.42106306552886963},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3209250271320343},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2389509677886963},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19109684228897095},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14065948128700256}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7270066738128662},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5727022290229797},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5659550428390503},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5575291514396667},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.48836395144462585},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.44041404128074646},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42268872261047363},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.42106306552886963},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3209250271320343},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2389509677886963},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19109684228897095},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14065948128700256},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2000255","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000255","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320310164","display_name":"Texas A and M University","ror":"https://ror.org/01f5ytq51"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1531995241","https://openalex.org/W1556480701","https://openalex.org/W1558462509","https://openalex.org/W1583219010","https://openalex.org/W1974583787","https://openalex.org/W1985446448","https://openalex.org/W1989008275","https://openalex.org/W1989105867","https://openalex.org/W2046873446","https://openalex.org/W2099718120","https://openalex.org/W2106675540","https://openalex.org/W2107610186","https://openalex.org/W2110477661","https://openalex.org/W2116565496","https://openalex.org/W2122769715","https://openalex.org/W2123355738","https://openalex.org/W2125140096","https://openalex.org/W2125164085","https://openalex.org/W2142901448","https://openalex.org/W2145091135","https://openalex.org/W2147163807","https://openalex.org/W2159331647","https://openalex.org/W2165072326","https://openalex.org/W2166760502","https://openalex.org/W2170053378","https://openalex.org/W2170722955","https://openalex.org/W2952137074","https://openalex.org/W4237326152","https://openalex.org/W4247866571","https://openalex.org/W4249030878","https://openalex.org/W4249751941","https://openalex.org/W4250749044","https://openalex.org/W4252202715","https://openalex.org/W6634865346","https://openalex.org/W6662104803","https://openalex.org/W6678669481","https://openalex.org/W6684744430"],"related_works":["https://openalex.org/W2038859986","https://openalex.org/W2104315811","https://openalex.org/W2142217172","https://openalex.org/W4230312832","https://openalex.org/W1982273910","https://openalex.org/W1929041301","https://openalex.org/W2032882110","https://openalex.org/W3094423394","https://openalex.org/W1553422968","https://openalex.org/W2536819812"],"abstract_inverted_index":{"With":[0],"shrinking":[1],"feature":[2],"size":[3],"and":[4,29,48,61,83,94],"growing":[5],"integration":[6],"density":[7],"in":[8,22,33,96,109,131],"the":[9,14,20,59,69,72,132,159,180,201,215,220,237],"deep":[10],"sub-micrometer":[11],"(DSM)":[12],"technologies,":[13],"global":[15],"buses":[16],"are":[17,30,112],"fast":[18],"becoming":[19],"ldquoweakest-linksrdquo":[21],"VLSI":[23],"design.":[24],"They":[25],"have":[26],"large":[27,42],"delays":[28],"error-prone.":[31],"Especially,":[32],"system-on-chip":[34],"(SoC)":[35],"designs,":[36],"where":[37],"parallel":[38],"interconnects":[39,97],"run":[40],"over":[41],"distances,":[43],"they":[44],"pose":[45],"difficult":[46],"research":[47],"design":[49],"problems.":[50],"This":[51],"paper":[52],"presents":[53],"a":[54,77,84,122,193,206],"two-fold":[55],"approach":[56,91,165,182],"for":[57,105,114],"evaluating":[58],"signal":[60,173,202],"data":[62],"carrying":[63],"capacity":[64],"of":[65,176],"on-chip":[66],"interconnects.":[67],"In":[68],"first":[70,164],"approach,":[71],"wire":[73],"is":[74,87,148,198],"modeled":[75],"as":[76],"linear":[78],"time":[79],"invariant":[80],"(LTI)":[81],"system":[82],"frequency":[85,127,147],"response":[86],"studied.":[88],"The":[89,117,163],"second":[90,181],"addresses":[92],"delay":[93,189,203],"reliability":[95],"from":[98],"an":[99,106],"information":[100],"theoretic":[101],"perspective.":[102],"Simulation":[103],"results":[104,118],"8-bit-wide":[107],"bus":[108,125],"0.1-mum":[110],"technology":[111],"presented":[113],"both":[115],"approaches.":[116],"closely":[119],"match":[120],"to":[121,186,191,235],"similar":[123],"optimal":[124,146],"clock":[126],"that":[128,151,200,210,240],"will":[129],"result":[130],"maximum":[133],"<i":[134,137,140],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[135,138,141],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">data</i>":[136],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">transfer</i>":[139],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">rate</i>":[142],".":[143],"Moreover,":[144],"this":[145,167],"higher":[149,168,194],"than":[150,219],"achieved":[152],"by":[153],"present":[154],"day":[155],"designs":[156],"which":[157],"accommodate":[158],"worst":[160,221],"case":[161,222],"delays.":[162],"achieves":[166],"transmission":[169,195],"rate":[170],"using":[171],"ideal":[172],"shapes,":[174],"instead":[175],"square":[177],"pulses,":[178],"while":[179],"uses":[183],"coding":[184],"techniques":[185],"eliminate":[187],"high":[188],"cases":[190],"generate":[192],"rate.":[196],"It":[197],"seen":[199],"distribution":[204],"has":[205],"long":[207],"tail,":[208],"meaning":[209],"most":[211],"signals":[212,229,239],"arrive":[213,241],"at":[214],"output":[216],"much":[217],"faster":[218],"delay.":[223],"Using":[224],"communication":[225],"theory,":[226],"these":[227],"ldquogoodrdquo":[228],"arriving":[230],"early":[231],"can":[232],"be":[233],"used":[234],"predict/correct":[236],"ldquofewrdquo":[238],"late.":[242]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}