{"id":"https://openalex.org/W2107822077","doi":"https://doi.org/10.1109/tvlsi.2008.2000254","title":"Enhancement of Fault Injection Techniques Based on the Modification of VHDL Code","display_name":"Enhancement of Fault Injection Techniques Based on the Modification of VHDL Code","publication_year":2008,"publication_date":"2008-05-20","ids":{"openalex":"https://openalex.org/W2107822077","doi":"https://doi.org/10.1109/tvlsi.2008.2000254","mag":"2107822077"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2000254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000254","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10251/37026","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059663710","display_name":"J.-Carlos Baraza-Calvo","orcid":"https://orcid.org/0000-0001-7692-2309"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan-Carlos Baraza","raw_affiliation_strings":["Grupo de Sistemas Tolerantes a Fallos (GSTF) of the Departamento de Inform\u00e0tica de Sistemas y Computadores (DISCA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","Grupo de Sist. Tolerantes a Fallos (GSTF) of the Dept. de Inf. de Sist. y Comput. (DISCA), Univ. Politec. de Valencia (UPV), Valencia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grupo de Sistemas Tolerantes a Fallos (GSTF) of the Departamento de Inform\u00e0tica de Sistemas y Computadores (DISCA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Grupo de Sist. Tolerantes a Fallos (GSTF) of the Dept. de Inf. de Sist. y Comput. (DISCA), Univ. Politec. de Valencia (UPV), Valencia","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051715432","display_name":"Joaqu\u00edn Gracia-Mor\u00e1n","orcid":"https://orcid.org/0000-0001-9715-8960"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Joaqu\u00cdn Gracia","raw_affiliation_strings":["Grupo de Sistemas Tolerantes a Fallos (GSTF) of the Departamento de Inform\u00e0tica de Sistemas y Computadores (DISCA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","Grupo de Sist. Tolerantes a Fallos (GSTF) of the Dept. de Inf. de Sist. y Comput. (DISCA), Univ. Politec. de Valencia (UPV), Valencia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grupo de Sistemas Tolerantes a Fallos (GSTF) of the Departamento de Inform\u00e0tica de Sistemas y Computadores (DISCA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Grupo de Sist. Tolerantes a Fallos (GSTF) of the Dept. de Inf. de Sist. y Comput. (DISCA), Univ. Politec. de Valencia (UPV), Valencia","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025660515","display_name":"Sara Blanc","orcid":"https://orcid.org/0000-0001-6439-2902"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Sara Blanc","raw_affiliation_strings":["Grupo de Sistemas Tolerantes a Fallos (GSTF) of the Departamento de Inform\u00e0tica de Sistemas y Computadores (DISCA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","Grupo de Sist. Tolerantes a Fallos (GSTF) of the Dept. de Inf. de Sist. y Comput. (DISCA), Univ. Politec. de Valencia (UPV), Valencia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grupo de Sistemas Tolerantes a Fallos (GSTF) of the Departamento de Inform\u00e0tica de Sistemas y Computadores (DISCA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Grupo de Sist. Tolerantes a Fallos (GSTF) of the Dept. de Inf. de Sist. y Comput. (DISCA), Univ. Politec. de Valencia (UPV), Valencia","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109041454","display_name":"Daniel Gil","orcid":null},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Daniel Gil","raw_affiliation_strings":["Grupo de Sistemas Tolerantes a Fallos (GSTF) of the Departamento de Inform\u00e0tica de Sistemas y Computadores (DISCA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","Grupo de Sist. Tolerantes a Fallos (GSTF) of the Dept. de Inf. de Sist. y Comput. (DISCA), Univ. Politec. de Valencia (UPV), Valencia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grupo de Sistemas Tolerantes a Fallos (GSTF) of the Departamento de Inform\u00e0tica de Sistemas y Computadores (DISCA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Grupo de Sist. Tolerantes a Fallos (GSTF) of the Dept. de Inf. de Sist. y Comput. (DISCA), Univ. Politec. de Valencia (UPV), Valencia","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100883821","display_name":"Pedro-J. Gil","orcid":null},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro-J. Gil","raw_affiliation_strings":["Grupo de Sistemas Tolerantes a Fallos (GSTF) of the Departamento de Inform\u00e0tica de Sistemas y Computadores (DISCA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","Grupo de Sist. Tolerantes a Fallos (GSTF) of the Dept. de Inf. de Sist. y Comput. (DISCA), Univ. Politec. de Valencia (UPV), Valencia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grupo de Sistemas Tolerantes a Fallos (GSTF) of the Departamento de Inform\u00e0tica de Sistemas y Computadores (DISCA), Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Grupo de Sist. Tolerantes a Fallos (GSTF) of the Dept. de Inf. de Sist. y Comput. (DISCA), Univ. Politec. de Valencia (UPV), Valencia","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.4268,"has_fulltext":false,"cited_by_count":71,"citation_normalized_percentile":{"value":0.95775352,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"16","issue":"6","first_page":"693","last_page":"706"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12423","display_name":"Software Reliability and Analysis Research","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7753998041152954},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.7215332388877869},{"id":"https://openalex.org/keywords/dependability","display_name":"Dependability","score":0.7113181352615356},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6604840159416199},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6100878119468689},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5496335029602051},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5146918892860413},{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.4978325366973877},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.43309828639030457},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.42305320501327515},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.42239248752593994},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3665800094604492},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3561900854110718},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35008153319358826},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.341593861579895},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2594439685344696},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.20495876669883728},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.20143619179725647},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.19763115048408508},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16198325157165527}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7753998041152954},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.7215332388877869},{"id":"https://openalex.org/C77019957","wikidata":"https://www.wikidata.org/wiki/Q2689057","display_name":"Dependability","level":2,"score":0.7113181352615356},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6604840159416199},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6100878119468689},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5496335029602051},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5146918892860413},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.4978325366973877},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.43309828639030457},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.42305320501327515},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.42239248752593994},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3665800094604492},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3561900854110718},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35008153319358826},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.341593861579895},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2594439685344696},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.20495876669883728},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.20143619179725647},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.19763115048408508},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16198325157165527},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2008.2000254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000254","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:riunet.upv.es:10251/37026","is_oa":true,"landing_page_url":"http://hdl.handle.net/10251/37026","pdf_url":null,"source":{"id":"https://openalex.org/S4306400639","display_name":"RiuNet (Universitat Polit\u00e8cnica de Val\u00e8ncia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:riunet.upv.es:10251/37026","is_oa":true,"landing_page_url":"http://hdl.handle.net/10251/37026","pdf_url":null,"source":{"id":"https://openalex.org/S4306400639","display_name":"RiuNet (Universitat Polit\u00e8cnica de Val\u00e8ncia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W118604399","https://openalex.org/W1579600628","https://openalex.org/W1829792471","https://openalex.org/W1892111635","https://openalex.org/W2013927971","https://openalex.org/W2016902575","https://openalex.org/W2049694450","https://openalex.org/W2072194206","https://openalex.org/W2076273505","https://openalex.org/W2097482433","https://openalex.org/W2098513789","https://openalex.org/W2101395364","https://openalex.org/W2102673752","https://openalex.org/W2107049974","https://openalex.org/W2107097146","https://openalex.org/W2120860555","https://openalex.org/W2135577965","https://openalex.org/W2135604190","https://openalex.org/W2149303812","https://openalex.org/W2151344837","https://openalex.org/W2154480584","https://openalex.org/W2169213530","https://openalex.org/W2171375323","https://openalex.org/W4235799760","https://openalex.org/W4240473904","https://openalex.org/W4244439367"],"related_works":["https://openalex.org/W3018727313","https://openalex.org/W2373958571","https://openalex.org/W1526253314","https://openalex.org/W1864358311","https://openalex.org/W2163463765","https://openalex.org/W4246700523","https://openalex.org/W2110818533","https://openalex.org/W2007562802","https://openalex.org/W1994651680","https://openalex.org/W1608921170"],"abstract_inverted_index":{"Deep":[0],"submicrometer":[1],"devices":[2],"are":[3,17,97,121,148],"expected":[4],"to":[5,9,53,101,138,156],"be":[6,63,154],"increasingly":[7],"sensitive":[8],"physical":[10],"faults.":[11],"For":[12],"this":[13,58,132],"reason,":[14],"fault-tolerance":[15],"mechanisms":[16],"more":[18,20],"and":[19,82,95,126,141,150],"required":[21],"in":[22,33,112,145],"VLSI":[23],"circuits.":[24],"So,":[25],"validating":[26],"their":[27,102],"dependability":[28],"is":[29,117],"a":[30,113],"prior":[31],"concern":[32],"the":[34,42,66,70,75,85,91,122,127],"design":[35,67],"process.":[36],"Fault":[37],"injection":[38,115],"techniques":[39,61,111],"based":[40,89],"on":[41,90],"use":[43,92],"of":[44,60,69,93,124,129],"hardware":[45,158],"description":[46,159],"languages":[47],"offer":[48],"important":[49],"advantages":[50],"with":[51],"regard":[52],"other":[54,157],"techniques.":[55],"First,":[56],"as":[57],"type":[59],"can":[62,153],"applied":[64],"during":[65],"phase":[68],"system,":[71],"they":[72,78],"permit":[73],"reducing":[74],"time-to-market.":[76],"Second,":[77],"present":[79,135],"high":[80,103],"controllability":[81],"reachability.":[83],"Among":[84],"different":[86],"techniques,":[87],"those":[88],"saboteurs":[94,125,140],"mutants":[96,142],"especially":[98],"attractive":[99],"due":[100],"fault":[104,114],"modeling":[105],"capability.":[106],"However,":[107],"implementing":[108],"automatically":[109],"these":[110],"tool":[116],"difficult.":[118],"Especially":[119],"complex":[120],"insertion":[123],"generation":[128],"mutants.":[130],"In":[131],"paper,":[133],"we":[134],"new":[136],"proposals":[137],"implement":[139],"for":[143],"models":[144],"VHDL":[146],"which":[147],"easy-to-automate,":[149],"whose":[151],"philosophy":[152],"generalized":[155],"languages.":[160]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":5},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":8}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}