{"id":"https://openalex.org/W2115674461","doi":"https://doi.org/10.1109/tvlsi.2008.2000252","title":"Variability Driven Gate Sizing for Binning Yield Optimization","display_name":"Variability Driven Gate Sizing for Binning Yield Optimization","publication_year":2008,"publication_date":"2008-05-20","ids":{"openalex":"https://openalex.org/W2115674461","doi":"https://doi.org/10.1109/tvlsi.2008.2000252","mag":"2115674461"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2000252","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000252","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072204999","display_name":"Azadeh Davoodi","orcid":"https://orcid.org/0000-0001-5213-2556"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Azadeh Davoodi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI#TAB#","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089770783","display_name":"Ankur Srivastava","orcid":"https://orcid.org/0000-0002-5445-904X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ankur Srivastava","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Maryland, College Park, MD, USA","Department of Electrical and, Computer Engineering, University of Maryland, College Park, MD#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"Department of Electrical and, Computer Engineering, University of Maryland, College Park, MD#TAB#","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.3588,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.92237311,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"16","issue":"6","first_page":"683","last_page":"692"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.7491366863250732},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.5906357765197754},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5695562362670898},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.5606825947761536},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5435585379600525},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5414981245994568},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.45187562704086304},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43306151032447815},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3909301161766052},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3409496545791626},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3305944800376892},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2918877601623535},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.213975191116333}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.7491366863250732},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.5906357765197754},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5695562362670898},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.5606825947761536},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5435585379600525},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5414981245994568},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.45187562704086304},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43306151032447815},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3909301161766052},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3409496545791626},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3305944800376892},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2918877601623535},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.213975191116333},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2000252","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000252","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":45,"referenced_works":["https://openalex.org/W1569550779","https://openalex.org/W1965230003","https://openalex.org/W2055112469","https://openalex.org/W2060393099","https://openalex.org/W2108697921","https://openalex.org/W2115859316","https://openalex.org/W2117648153","https://openalex.org/W2119125081","https://openalex.org/W2122697226","https://openalex.org/W2125157415","https://openalex.org/W2130512258","https://openalex.org/W2131909792","https://openalex.org/W2132178096","https://openalex.org/W2132554587","https://openalex.org/W2135250302","https://openalex.org/W2135271981","https://openalex.org/W2138916868","https://openalex.org/W2141907973","https://openalex.org/W2149602237","https://openalex.org/W2152508001","https://openalex.org/W2154270708","https://openalex.org/W2154941994","https://openalex.org/W2156920388","https://openalex.org/W2163262735","https://openalex.org/W2165740397","https://openalex.org/W2167077570","https://openalex.org/W2167253897","https://openalex.org/W2296319761","https://openalex.org/W3143002681","https://openalex.org/W3144412177","https://openalex.org/W3172772885","https://openalex.org/W4231494788","https://openalex.org/W4235956239","https://openalex.org/W4244849975","https://openalex.org/W4249223601","https://openalex.org/W4249929844","https://openalex.org/W4250589301","https://openalex.org/W4250899749","https://openalex.org/W4251000802","https://openalex.org/W4254323093","https://openalex.org/W4255800147","https://openalex.org/W6634336121","https://openalex.org/W6641884055","https://openalex.org/W6678675210","https://openalex.org/W6679369730"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W217279133","https://openalex.org/W2393487946","https://openalex.org/W2373310108"],"abstract_inverted_index":{"High":[0],"performance":[1,31,55],"applications":[2],"are":[3,27,40,52,104,120],"highly":[4],"affected":[5],"by":[6],"process":[7],"variations":[8],"due":[9],"to":[10,23,47,63,79,90,173],"considerable":[11],"spread":[12],"in":[13,177,206],"their":[14,30,54],"expected":[15],"frequencies":[16],"after":[17,33],"fabrication.":[18,34],"Typically":[19],"ldquobinningrdquo":[20],"is":[21,86,144],"applied":[22],"those":[24],"chips":[25,39],"that":[26,50,194],"not":[28],"meeting":[29],"requirement":[32],"Using":[35],"binning,":[36],"such":[37],"failing":[38,53],"sold":[41],"at":[42],"a":[43,60,71,76,147,153,161,195,199],"loss":[44],"(e.g.,":[45],"proportional":[46],"the":[48,91,113,126,174,213],"degree":[49],"they":[51,119],"requirement).":[56],"This":[57],"paper":[58],"discusses":[59],"gate-sizing":[61],"algorithm":[62],"minimize":[64],"ldquoyield-lossrdquo":[65],"associated":[66],"with":[67,88,146,156,164,198],"binning.":[68],"We":[69,82,122,168],"propose":[70],"binning":[72,127,182,209],"yield-loss":[73,128,183,210],"function":[74],"as":[75,185,187],"suitable":[77],"objective":[78,85],"be":[80,97,130],"minimized.":[81],"show":[83,123,169,193],"this":[84],"convex":[87],"respect":[89],"size":[92],"variables":[93],"and":[94,99,160],"consequently":[95],"can":[96,129],"optimally":[98],"efficiently":[100],"solved.":[101],"These":[102],"contributions":[103],"yet":[105],"made":[106],"without":[107],"making":[108],"any":[109,133],"specific":[110],"assumptions":[111],"about":[112],"sources":[114],"of":[115,125,179],"variability":[116,158],"or":[117],"how":[118],"modeled.":[121],"computation":[124],"done":[131],"via":[132],"desired":[134],"statistical":[135,151],"static":[136],"timing":[137],"analysis":[138],"(SSTA)":[139],"tool.":[140],"The":[141],"proposed":[142,149],"technique":[143],"compared":[145,172],"recently":[148],"sensitivity-based":[150,175],"sizer,":[152],"deterministic":[154,162,196],"sizer":[155,163,197],"worst-case":[157],"estimate,":[159],"relaxed":[165,200],"area":[166,201,215],"constraint.":[167],"consistent":[170],"improvement":[171],"approach":[176],"quality":[178],"solution":[180],"(final":[181],"value)":[184],"well":[186],"huge":[188],"run-time":[189],"gain.":[190],"Moreover,":[191],"we":[192],"constraint":[202],"will":[203],"also":[204],"result":[205],"reasonably":[207],"good":[208],"values":[211],"for":[212],"extra":[214],"overhead.":[216]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}