{"id":"https://openalex.org/W2119472374","doi":"https://doi.org/10.1109/tvlsi.2008.2000249","title":"Novel Video Memory Reduces 45% of Bitline Power Using Majority Logic and Data-Bit Reordering","display_name":"Novel Video Memory Reduces 45% of Bitline Power Using Majority Logic and Data-Bit Reordering","publication_year":2008,"publication_date":"2008-05-20","ids":{"openalex":"https://openalex.org/W2119472374","doi":"https://doi.org/10.1109/tvlsi.2008.2000249","mag":"2119472374"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2000249","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000249","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100989173","display_name":"Hidehiro Fujiwara","orcid":null},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hidehiro Fujiwara","raw_affiliation_strings":["Grad. Sch. of Sci. & Technol., Kobe Univ., Kobe"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kobe Univ., Kobe","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047952713","display_name":"Koji Nii","orcid":"https://orcid.org/0000-0002-9986-5308"},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koji Nii","raw_affiliation_strings":["Grad. Sch. of Sci. & Technol., Kobe Univ., Kobe"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kobe Univ., Kobe","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103020387","display_name":"Hiroki Noguchi","orcid":"https://orcid.org/0000-0003-1659-1389"},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroki Noguchi","raw_affiliation_strings":["Grad. Sch. of Sci. & Technol., Kobe Univ., Kobe"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kobe Univ., Kobe","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038767645","display_name":"Junichi Miyakoshi","orcid":"https://orcid.org/0000-0003-2989-7619"},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Junichi Miyakoshi","raw_affiliation_strings":["Grad. Sch. of Sci. & Technol., Kobe Univ., Kobe"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kobe Univ., Kobe","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008392929","display_name":"Yuichiro Murachi","orcid":null},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuichiro Murachi","raw_affiliation_strings":["Grad. Sch. of Sci. & Technol., Kobe Univ., Kobe"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kobe Univ., Kobe","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070676345","display_name":"Yasuhiro Morita","orcid":"https://orcid.org/0000-0002-4875-662X"},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuhiro Morita","raw_affiliation_strings":["Grad. Sch. of Sci. & Technol., Kobe Univ., Kobe"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kobe Univ., Kobe","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052940529","display_name":"Hiroshi Kawaguchi","orcid":"https://orcid.org/0000-0001-8677-4733"},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroshi Kawaguchi","raw_affiliation_strings":["Department of Computer and Systems Engineering, Kobe University, Kobe, Hyogo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer and Systems Engineering, Kobe University, Kobe, Hyogo, Japan","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110454295","display_name":"Masahiko Yoshimoto","orcid":null},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiko Yoshimoto","raw_affiliation_strings":["Department of Computer and Systems Engineering, Kobe University, Kobe, Hyogo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer and Systems Engineering, Kobe University, Kobe, Hyogo, Japan","institution_ids":["https://openalex.org/I65837984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I65837984"],"apc_list":null,"apc_paid":null,"fwci":1.0076,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.78725767,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"16","issue":"6","first_page":"620","last_page":"627"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6617781519889832},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.6017647385597229},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5274477601051331},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5017094612121582},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.49983906745910645},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4520858824253082},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4494374692440033},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4479052722454071},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4260128140449524},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4131418466567993},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3947533667087555},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33524394035339355},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3226845860481262},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24054351449012756},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22490549087524414},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.18618175387382507},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14291328191757202},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12721720337867737},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12522369623184204}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6617781519889832},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.6017647385597229},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5274477601051331},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5017094612121582},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.49983906745910645},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4520858824253082},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4494374692440033},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4479052722454071},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4260128140449524},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4131418466567993},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3947533667087555},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33524394035339355},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3226845860481262},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24054351449012756},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22490549087524414},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.18618175387382507},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14291328191757202},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12721720337867737},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12522369623184204},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2000249","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2000249","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1508344514","https://openalex.org/W1993514040","https://openalex.org/W2009511314","https://openalex.org/W2089311312","https://openalex.org/W2106507957","https://openalex.org/W2140245535","https://openalex.org/W2140610745","https://openalex.org/W2158607494","https://openalex.org/W2165072326","https://openalex.org/W2175366782","https://openalex.org/W2397682474"],"related_works":["https://openalex.org/W4232117715","https://openalex.org/W2019238062","https://openalex.org/W919907138","https://openalex.org/W2056436264","https://openalex.org/W4285257158","https://openalex.org/W1697439211","https://openalex.org/W2100773763","https://openalex.org/W2898989424","https://openalex.org/W956872486","https://openalex.org/W4242495027"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,22,25,36,75,80,85],"low-power":[3],"two-port":[4],"SRAM":[5],"for":[6,48],"real-time":[7],"video":[8,77],"processing":[9],"that":[10,40,84],"exploits":[11],"statistical":[12],"similarity":[13],"in":[14,35,43,79],"images.":[15],"To":[16],"minimize":[17],"the":[18,44,60,66,92],"discharge":[19],"power":[20,50,87],"on":[21,91],"read":[23,93],"bitline,":[24],"majority-logic":[26],"circuit":[27],"decides":[28],"if":[29],"input":[30],"data":[31,53],"should":[32],"be":[33],"inverted":[34],"write":[37],"cycle,":[38],"so":[39],"ldquo1rdquos":[41],"are":[42,54,100],"majority.":[45],"In":[46],"addition,":[47],"further":[49],"reduction,":[51],"write-in":[52],"reordered":[55],"into":[56],"digit":[57],"groups":[58],"from":[59],"most":[61],"significant":[62,68],"bit":[63,69],"group":[64],"to":[65],"least":[67],"group.":[70],"The":[71,95],"measurement":[72],"result":[73],"of":[74],"68-kbit":[76],"memory":[78],"90-nm":[81],"process":[82],"demonstrates":[83],"45%":[86],"saving":[88],"is":[89],"achieved":[90],"bitline.":[94],"speed":[96],"and":[97,102],"area":[98],"overheads":[99],"4%":[101],"7%,":[103],"respectively.":[104]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}