{"id":"https://openalex.org/W2133598904","doi":"https://doi.org/10.1109/tvlsi.2004.840784","title":"A 10-Gb/s CMU/CDR chip-set in SiGe BiCMOS commercial technology with multistandard capability","display_name":"A 10-Gb/s CMU/CDR chip-set in SiGe BiCMOS commercial technology with multistandard capability","publication_year":2005,"publication_date":"2005-02-01","ids":{"openalex":"https://openalex.org/W2133598904","doi":"https://doi.org/10.1109/tvlsi.2004.840784","mag":"2133598904"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2004.840784","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2004.840784","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030782483","display_name":"Francesco Centurelli","orcid":"https://orcid.org/0000-0003-3880-2546"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Centurelli","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma La Sapienza, Rome, Italy","Dipt. di Ingegneria Elettronica, Univ. di Roma La Sapienza, Rome"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dipt. di Ingegneria Elettronica, Univ. di Roma La Sapienza, Rome","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086613155","display_name":"A. Golfarelli","orcid":null},"institutions":[{"id":"https://openalex.org/I4210098188","display_name":"Laboratori Guglielmo Marconi (Italy)","ror":"https://ror.org/01r3vad87","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210098188"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Golfarelli","raw_affiliation_strings":["ARCES University of Bologna, Bologna, Italy","Arces, Bologna, Italy and Laboratori Fondazione Guglielmo Marconi, Pontecchio Marconi, Italy#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"Arces, Bologna, Italy and Laboratori Fondazione Guglielmo Marconi, Pontecchio Marconi, Italy#TAB#","institution_ids":["https://openalex.org/I4210098188"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030920755","display_name":"J. Guinea","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"J. Guinea","raw_affiliation_strings":["STMicroelectronics, Cornaredo, Italy","STMicroelectronics Cornaredo, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Cornaredo, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMicroelectronics Cornaredo, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043838012","display_name":"Leonardo Masini","orcid":null},"institutions":[{"id":"https://openalex.org/I4210098188","display_name":"Laboratori Guglielmo Marconi (Italy)","ror":"https://ror.org/01r3vad87","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210098188"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Masini","raw_affiliation_strings":["eWings Srl., Bologna, Italy and Laboratori Fondazione Guglielmo Marconi, Pontecchio Marconi, Italy#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"eWings Srl., Bologna, Italy and Laboratori Fondazione Guglielmo Marconi, Pontecchio Marconi, Italy#TAB#","institution_ids":["https://openalex.org/I4210098188"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044038705","display_name":"Damiana Morigi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210098188","display_name":"Laboratori Guglielmo Marconi (Italy)","ror":"https://ror.org/01r3vad87","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210098188"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Morigi","raw_affiliation_strings":["eWings Srl., Bologna, Italy and Laboratori Fondazione Guglielmo Marconi, Pontecchio Marconi, Italy#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"eWings Srl., Bologna, Italy and Laboratori Fondazione Guglielmo Marconi, Pontecchio Marconi, Italy#TAB#","institution_ids":["https://openalex.org/I4210098188"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069912630","display_name":"Massimo Pozzoni","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Pozzoni","raw_affiliation_strings":["STMicroelectronics, Cornaredo, Italy","STMicroelectronics Cornaredo, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Cornaredo, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMicroelectronics Cornaredo, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Scotti","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma La Sapienza, Rome, Italy","Dipartimento di Universit` di Roma La Sapienza, Rome, Italy#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dipartimento di Universit` di Roma La Sapienza, Rome, Italy#TAB#","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Trifiletti","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma La Sapienza, Rome, Italy","Dipartimento di Universit` di Roma La Sapienza, Rome, Italy#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dipartimento di Universit` di Roma La Sapienza, Rome, Italy#TAB#","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7247,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.75503523,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"13","issue":"2","first_page":"191","last_page":"200"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7662073373794556},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6689765453338623},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5912222862243652},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.552367091178894},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.5412092208862305},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5197041630744934},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.4350703954696655},{"id":"https://openalex.org/keywords/phase-frequency-detector","display_name":"Phase frequency detector","score":0.42462867498397827},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.3930821716785431},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.36632052063941956},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.35316675901412964},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3362480401992798},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3289549946784973},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.3051499128341675},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1628451943397522},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.15363064408302307},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1385411024093628}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7662073373794556},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6689765453338623},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5912222862243652},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.552367091178894},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.5412092208862305},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5197041630744934},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.4350703954696655},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.42462867498397827},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.3930821716785431},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.36632052063941956},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35316675901412964},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3362480401992798},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3289549946784973},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.3051499128341675},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1628451943397522},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.15363064408302307},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1385411024093628},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2004.840784","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2004.840784","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/236927","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/236927","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W182799190","https://openalex.org/W405365854","https://openalex.org/W603892558","https://openalex.org/W643242061","https://openalex.org/W1496424366","https://openalex.org/W1503933700","https://openalex.org/W1518553859","https://openalex.org/W1527227073","https://openalex.org/W1535047186","https://openalex.org/W1574985978","https://openalex.org/W1575685414","https://openalex.org/W1579849130","https://openalex.org/W1622216879","https://openalex.org/W1850644814","https://openalex.org/W2018008910","https://openalex.org/W2021006328","https://openalex.org/W2039419466","https://openalex.org/W2070413034","https://openalex.org/W2076935827","https://openalex.org/W2100029938","https://openalex.org/W2100246278","https://openalex.org/W2102689423","https://openalex.org/W2112122923","https://openalex.org/W2115590304","https://openalex.org/W2119509823","https://openalex.org/W2132136804","https://openalex.org/W2133598904","https://openalex.org/W2144722409","https://openalex.org/W2153267648","https://openalex.org/W2153865831","https://openalex.org/W2167004581","https://openalex.org/W2171916916","https://openalex.org/W2172236230","https://openalex.org/W2200897986","https://openalex.org/W2788994432","https://openalex.org/W2891044306","https://openalex.org/W4254867800","https://openalex.org/W6613926506","https://openalex.org/W6631030886","https://openalex.org/W6631523650","https://openalex.org/W6679671336","https://openalex.org/W6685224172","https://openalex.org/W6921345764"],"related_works":["https://openalex.org/W3006003651","https://openalex.org/W2559451387","https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2040807843","https://openalex.org/W4249038728","https://openalex.org/W2099698277","https://openalex.org/W28045209","https://openalex.org/W2386852732","https://openalex.org/W1820907692"],"abstract_inverted_index":{"A":[0,87],"10-Gb/s":[1],"CMU/CDR":[2],"chip-set":[3],"presenting":[4],"multistandard":[5],"compliance":[6],"with":[7,40,83],"SDH/SONET":[8],"and":[9,31,57,76,110,120],"10-GbE":[10],"specifications":[11],"has":[12,99],"been":[13,100],"fabricated":[14],"in":[15],"a":[16,37,62,66,77,93],"commercial":[17],"SiGe":[18],"BiCMOS":[19],"technology.":[20],"The":[21,55],"clock":[22,29,56,72],"multiplier":[23],"unit":[24],"(CMU)":[25],"features":[26,61],"dual":[27],"reference":[28,85],"frequency,":[30],"the":[32,48,115],"phase":[33,73,89],"tracking":[34],"loop":[35,80,98],"uses":[36],"charge":[38],"pump":[39],"low":[41],"common-mode":[42],"current":[43],"to":[44,70,102],"minimize":[45,103],"frequency":[46],"ripple;":[47],"output":[49],"jitter":[50],"is":[51,107],"below":[52],"80":[53],"mUIpp.":[54],"data":[58],"recovery":[59],"(CDR)":[60],"20-mV-sensitivity":[63],"limiting":[64],"amplifier,":[65],"2-DFF-based":[67],"decision":[68],"circuit":[69],"maximize":[71],"margin":[74],"(CPM)":[75],"dual-loop":[78],"phase-locked":[79],"(PLL)":[81],"architecture":[82],"external":[84],"clock.":[86],"novel":[88],"detector":[90],"topology":[91],"featuring":[92],"transition":[94],"density":[95],"factor":[96],"compensation":[97],"exploited":[101],"jitter.":[104],"Power":[105],"consumption":[106],"480":[108],"mW":[109],"780":[111],"mW,":[112],"respectively,":[113],"for":[114],"two":[116],"ICs,":[117],"from":[118],"3.3-V":[119],"2.5-V":[121],"power":[122],"supplies":[123]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}