{"id":"https://openalex.org/W2113645429","doi":"https://doi.org/10.1109/tvlsi.2004.824300","title":"The effect of LUT and cluster size on deep-submicron FPGA performance and density","display_name":"The effect of LUT and cluster size on deep-submicron FPGA performance and density","publication_year":2004,"publication_date":"2004-03-01","ids":{"openalex":"https://openalex.org/W2113645429","doi":"https://doi.org/10.1109/tvlsi.2004.824300","mag":"2113645429"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2004.824300","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2004.824300","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050495814","display_name":"Elias Ahmed","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"E. Ahmed","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, ONT, Canada","Dept. of Electr. & Comput. Eng., Univ. of Toronto, Ont., Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Toronto, Ont., Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090184149","display_name":"Jonathan Rose","orcid":"https://orcid.org/0000-0002-3551-2175"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"J. Rose","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, ONT, Canada","Dept. of Electr. & Comput. Eng., Univ. of Toronto, Ont., Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Toronto, Ont., Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5050495814"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":23.9246,"has_fulltext":false,"cited_by_count":415,"citation_normalized_percentile":{"value":0.99761965,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":"12","issue":"3","first_page":"288","last_page":"298"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.874240517616272},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6996908187866211},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6123949885368347},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5846626162528992},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5300488471984863},{"id":"https://openalex.org/keywords/cluster","display_name":"Cluster (spacecraft)","score":0.5085152387619019},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.4910764694213867},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.46041494607925415},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.4572063088417053},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41692274808883667},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.329852819442749},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2989748418331146},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2681754231452942},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1117243766784668}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.874240517616272},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6996908187866211},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6123949885368347},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5846626162528992},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5300488471984863},{"id":"https://openalex.org/C164866538","wikidata":"https://www.wikidata.org/wiki/Q367351","display_name":"Cluster (spacecraft)","level":2,"score":0.5085152387619019},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.4910764694213867},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.46041494607925415},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.4572063088417053},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41692274808883667},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.329852819442749},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2989748418331146},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2681754231452942},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1117243766784668},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2004.824300","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2004.824300","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/14","display_name":"Life below water","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W99957047","https://openalex.org/W152265269","https://openalex.org/W1523051745","https://openalex.org/W1597088765","https://openalex.org/W1705886065","https://openalex.org/W2029541370","https://openalex.org/W2038318386","https://openalex.org/W2045726766","https://openalex.org/W2056667966","https://openalex.org/W2071895938","https://openalex.org/W2072249022","https://openalex.org/W2089104196","https://openalex.org/W2089710952","https://openalex.org/W2097521167","https://openalex.org/W2100412947","https://openalex.org/W2105715355","https://openalex.org/W2107701025","https://openalex.org/W2111756578","https://openalex.org/W2113764809","https://openalex.org/W2116094656","https://openalex.org/W2120397377","https://openalex.org/W2120428171","https://openalex.org/W2124720785","https://openalex.org/W2134262422","https://openalex.org/W2150281391","https://openalex.org/W2159190350","https://openalex.org/W2169333805","https://openalex.org/W4241239131","https://openalex.org/W4241806018","https://openalex.org/W6677897722"],"related_works":["https://openalex.org/W2366554144","https://openalex.org/W4239932082","https://openalex.org/W2024574431","https://openalex.org/W2083030004","https://openalex.org/W2140645577","https://openalex.org/W2003435315","https://openalex.org/W2107701025","https://openalex.org/W2477477398","https://openalex.org/W2977557576","https://openalex.org/W2074063066"],"abstract_inverted_index":{"In":[0,23],"this":[1],"paper,":[2],"we":[3,38,130,162,227],"revisit":[4],"the":[5,12,26,41,57,115,134,137,149,182,190,265],"field-programmable":[6],"gate-array":[7],"(FPGA)":[8],"architectural":[9],"issue":[10],"of":[11,14,28,43,52,62,82,104,117,139,148,192,206,233,254,261],"effect":[13,42],"logic":[15,60,98],"block":[16,99],"functionality":[17],"on":[18,56],"FPGA":[19],"performance":[20,191],"and":[21,48,59,91,95,106,122,153,171,235,258],"density.":[22],"particular,":[24],"in":[25,78,114,181],"context":[27],"lookup":[29,44],"table,":[30],"cluster-based":[31,89],"island-style":[32],"FPGAs":[33,193],"(Betz":[34,72,90],"et":[35,73],"al.":[36,74],"1997)":[37],"look":[39],"at":[40],"table":[45],"(LUT)":[46],"size":[47,50,124,151,155,253,260],"cluster":[49,123,144,154,259],"(number":[51],"LUTs":[53,105,168],"per":[54],"cluster)":[55],"speed":[58],"density":[61],"an":[63,270],"FPGA.":[64,271],"We":[65],"use":[66],"a":[67,80,143,146,204,223,251],"fully":[68],"timing-driven":[69],"experimental":[70],"flow":[71],"1997),":[75],"(Marquardt,":[76,96],"1999)":[77,97],"which":[79,101],"set":[81],"benchmark":[83],"circuits":[84],"are":[85],"synthesized":[86],"into":[87],"different":[88],"Rose,":[92],"1997,":[93],"1998)":[94],"architectures,":[100],"contain":[102],"groups":[103],"flip-flops.":[107],"Across":[108],"all":[109],"architectures":[110],"with":[111,194],"LUT":[112,150,197,231,252],"sizes":[113,198,232],"range":[116],"2":[118,170],"to":[119,127,159,256],"7":[120],"inputs,":[121],"from":[125],"1":[126],"10":[128],"LUTs,":[129],"have":[131,163,228],"experimentally":[132],"determined":[133],"relationship":[135],"between":[136,262],"number":[138],"inputs":[140],"required":[141],"for":[142,269],"as":[145,212],"function":[147],"(K)":[152],"(N).":[156],"Second,":[157],"contrary":[158],"previous":[160],"results,":[161],"shown":[164],"that":[165,189,230,250],"clustering":[166],"small":[167,196],"(sizes":[169],"3)":[172],"produces":[173],"better":[174,239],"area":[175,240],"results":[176,186,241,248],"than":[177,208,242],"what":[178],"was":[179],"presented":[180],"past.":[183],"However,":[184],"our":[185,247],"also":[187],"show":[188,249],"these":[195,220],"is":[199],"significantly":[200],"worse":[201],"(by":[202],"almost":[203],"factor":[205],"2)":[207],"larger":[209],"LUTs.":[210],"Hence,":[211],"measured":[213],"by":[214,218],"area-delay":[215,267],"product,":[216],"or":[217],"performance,":[219],"would":[221],"be":[222],"bad":[224],"choice.":[225],"Also,":[226],"discovered":[229],"5":[234],"6":[236,257],"produce":[237],"much":[238],"were":[243],"previously":[244],"believed.":[245],"Finally,":[246],"4":[255],"3-10":[263],"provides":[264],"best":[266],"product":[268]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":10},{"year":2024,"cited_by_count":11},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":11},{"year":2021,"cited_by_count":15},{"year":2020,"cited_by_count":13},{"year":2019,"cited_by_count":16},{"year":2018,"cited_by_count":16},{"year":2017,"cited_by_count":17},{"year":2016,"cited_by_count":29},{"year":2015,"cited_by_count":26},{"year":2014,"cited_by_count":20},{"year":2013,"cited_by_count":17},{"year":2012,"cited_by_count":28}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}