{"id":"https://openalex.org/W2038347223","doi":"https://doi.org/10.1109/tvlsi.2002.1043335","title":"On-chip decoupling capacitor optimization using architectural level prediction","display_name":"On-chip decoupling capacitor optimization using architectural level prediction","publication_year":2002,"publication_date":"2002-06-01","ids":{"openalex":"https://openalex.org/W2038347223","doi":"https://doi.org/10.1109/tvlsi.2002.1043335","mag":"2038347223"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2002.1043335","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2002.1043335","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091452548","display_name":"Mondira Pant","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.D. Pant","raw_affiliation_strings":["Massachusetts Microprocessor Design Center, Intel Corp., Shrewsbury, MA, USA","[Massachusetts Microprocessor Design Center, Intel Corporation, Shrewsbury, MA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Massachusetts Microprocessor Design Center, Intel Corp., Shrewsbury, MA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Massachusetts Microprocessor Design Center, Intel Corporation, Shrewsbury, MA, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015375859","display_name":"P. Pant","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Pant","raw_affiliation_strings":["Intel Corporation, Massachusetts Microprocessor Design Center, Shrewsbury, MA, USA","[Massachusetts Microprocessor Design Center, Intel Corporation, Shrewsbury, MA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Massachusetts Microprocessor Design Center, Shrewsbury, MA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Massachusetts Microprocessor Design Center, Intel Corporation, Shrewsbury, MA, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112205650","display_name":"D.S. Wills","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.S. Wills","raw_affiliation_strings":["Electrical & Computer Engineering, Georgia Instituteq of Technology, Atlanta, GA, USA","Microelectronics Research Center, Electrical & Computer Engineering , Georgia Institute of Technology, Atlanta, GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical & Computer Engineering, Georgia Instituteq of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Microelectronics Research Center, Electrical & Computer Engineering , Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.6914,"has_fulltext":false,"cited_by_count":84,"citation_normalized_percentile":{"value":0.89320417,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"10","issue":"3","first_page":"319","last_page":"326"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/decoupling-capacitor","display_name":"Decoupling capacitor","score":0.7618927955627441},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.733090341091156},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6394357681274414},{"id":"https://openalex.org/keywords/decoupling","display_name":"Decoupling (probability)","score":0.6328433752059937},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6300951838493347},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5643146634101868},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5105031728744507},{"id":"https://openalex.org/keywords/pentium","display_name":"Pentium","score":0.5036365389823914},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46246832609176636},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.41256922483444214},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3767411410808563},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.35498490929603577},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3277216851711273},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3050459623336792},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1348508596420288},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.10688897967338562},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.09976357221603394}],"concepts":[{"id":"https://openalex.org/C35196352","wikidata":"https://www.wikidata.org/wiki/Q1532649","display_name":"Decoupling capacitor","level":4,"score":0.7618927955627441},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.733090341091156},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6394357681274414},{"id":"https://openalex.org/C205606062","wikidata":"https://www.wikidata.org/wiki/Q5249645","display_name":"Decoupling (probability)","level":2,"score":0.6328433752059937},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6300951838493347},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5643146634101868},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5105031728744507},{"id":"https://openalex.org/C46268123","wikidata":"https://www.wikidata.org/wiki/Q214314","display_name":"Pentium","level":2,"score":0.5036365389823914},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46246832609176636},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.41256922483444214},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3767411410808563},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.35498490929603577},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3277216851711273},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3050459623336792},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1348508596420288},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.10688897967338562},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.09976357221603394},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2002.1043335","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2002.1043335","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.125.9840","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.125.9840","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://users.ece.gatech.edu/~scotty/pdf/Deb02-TVLSI.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7099999785423279}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1556480701","https://openalex.org/W1592106191","https://openalex.org/W1912832051","https://openalex.org/W1959849065","https://openalex.org/W2032094184","https://openalex.org/W2095644119","https://openalex.org/W2125671371","https://openalex.org/W2131722625","https://openalex.org/W2146105810","https://openalex.org/W2146379415","https://openalex.org/W2157080063","https://openalex.org/W2158202451","https://openalex.org/W2167232953","https://openalex.org/W4241928842","https://openalex.org/W4298252551","https://openalex.org/W4301910031","https://openalex.org/W6633284831"],"related_works":["https://openalex.org/W2071568619","https://openalex.org/W1521795001","https://openalex.org/W2541278752","https://openalex.org/W3188242450","https://openalex.org/W4234802035","https://openalex.org/W4239401071","https://openalex.org/W2109086232","https://openalex.org/W2547813644","https://openalex.org/W2041384224","https://openalex.org/W2067224723"],"abstract_inverted_index":{"Switching":[0],"activity-generated":[1],"power-supply":[2],"grid-noise":[3],"presents":[4,34],"a":[5,35,55,61,71,100,108],"major":[6],"obstacle":[7],"to":[8,22,99],"the":[9,27,51,78,89],"reduction":[10],"of":[11,29,54,64,77],"supply":[12],"voltage":[13],"in":[14,103],"future":[15],"generation":[16],"semiconductor":[17],"technologies.":[18],"A":[19],"popular":[20],"technique":[21,38,80,95],"counter":[23],"this":[24,94],"issue":[25],"involves":[26],"usage":[28],"decoupling":[30,44,110],"capacitors.":[31],"This":[32],"paper":[33],"novel":[36],"design":[37],"for":[39],"sizing":[40],"and":[41,88],"placing":[42],"on-chip":[43],"capacitors":[45],"based":[46],"on":[47,81],"activity":[48],"signatures":[49],"from":[50],"microarchitecture.":[52],"Simulation":[53],"typical":[56,82],"processor":[57],"workload":[58],"(SPEC95)":[59],"provides":[60],"realistic":[62],"stimulation":[63],"microarchitecture":[65],"elements":[66],"that":[67,93],"is":[68],"coupled":[69],"with":[70],"spatial":[72],"power":[73],"grid":[74],"model.":[75],"Evaluation":[76],"proposed":[79],"microprocessor":[83],"implementations":[84],"(the":[85],"Alpha":[86],"21264":[87],"Pentium":[90],"II)":[91],"indicates":[92],"can":[96],"produce":[97],"up":[98],"30%":[101],"improvement":[102],"maximum":[104],"noise":[105],"levels":[106],"over":[107],"uniform":[109],"capacitor":[111],"placement":[112],"strategy.":[113]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":11}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}