{"id":"https://openalex.org/W3049473613","doi":"https://doi.org/10.1109/tsp49548.2020.9163455","title":"PAElib 2.0: Power&Area Aware Modeling of CMOS Digital Circuits in VHDL","display_name":"PAElib 2.0: Power&Area Aware Modeling of CMOS Digital Circuits in VHDL","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3049473613","doi":"https://doi.org/10.1109/tsp49548.2020.9163455","mag":"3049473613"},"language":"en","primary_location":{"id":"doi:10.1109/tsp49548.2020.9163455","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tsp49548.2020.9163455","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 43rd International Conference on Telecommunications and Signal Processing (TSP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014242652","display_name":"Kirei Botond Sandor","orcid":null},"institutions":[{"id":"https://openalex.org/I158333966","display_name":"Technical University of Cluj-Napoca","ror":"https://ror.org/03r8nwp71","country_code":"RO","type":"education","lineage":["https://openalex.org/I158333966"]}],"countries":["RO"],"is_corresponding":true,"raw_author_name":"Kirei Botond Sandor","raw_affiliation_strings":["Basis of Electronics Technical, University of Cluj-Napoca, Cluj-Napoca, Romania"],"affiliations":[{"raw_affiliation_string":"Basis of Electronics Technical, University of Cluj-Napoca, Cluj-Napoca, Romania","institution_ids":["https://openalex.org/I158333966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062067457","display_name":"C. F\u0103rca\u015f","orcid":"https://orcid.org/0000-0001-8406-0630"},"institutions":[{"id":"https://openalex.org/I158333966","display_name":"Technical University of Cluj-Napoca","ror":"https://ror.org/03r8nwp71","country_code":"RO","type":"education","lineage":["https://openalex.org/I158333966"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Calin Adrian Farcas","raw_affiliation_strings":["Basis of Electronics Technical, University of Cluj-Napoca, Cluj-Napoca, Romania"],"affiliations":[{"raw_affiliation_string":"Basis of Electronics Technical, University of Cluj-Napoca, Cluj-Napoca, Romania","institution_ids":["https://openalex.org/I158333966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068845085","display_name":"Marina \u0162opa","orcid":"https://orcid.org/0000-0003-2891-7219"},"institutions":[{"id":"https://openalex.org/I158333966","display_name":"Technical University of Cluj-Napoca","ror":"https://ror.org/03r8nwp71","country_code":"RO","type":"education","lineage":["https://openalex.org/I158333966"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Marina Dana Topa","raw_affiliation_strings":["Basis of Electronics Technical, University of Cluj-Napoca, Cluj-Napoca, Romania"],"affiliations":[{"raw_affiliation_string":"Basis of Electronics Technical, University of Cluj-Napoca, Cluj-Napoca, Romania","institution_ids":["https://openalex.org/I158333966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5014242652"],"corresponding_institution_ids":["https://openalex.org/I158333966"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0733453,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"333","last_page":"336"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7233525514602661},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6812512874603271},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.568215548992157},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5636706948280334},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5314413905143738},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.49677711725234985},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.4628538191318512},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.46078789234161377},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.4531528949737549},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4315161108970642},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4230075776576996},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39584875106811523},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3592710793018341},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.31882017850875854},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26790860295295715},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21001502871513367},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1683611273765564},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08947855234146118}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7233525514602661},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6812512874603271},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.568215548992157},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5636706948280334},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5314413905143738},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.49677711725234985},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4628538191318512},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.46078789234161377},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.4531528949737549},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4315161108970642},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4230075776576996},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39584875106811523},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3592710793018341},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.31882017850875854},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26790860295295715},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21001502871513367},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1683611273765564},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08947855234146118},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tsp49548.2020.9163455","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tsp49548.2020.9163455","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 43rd International Conference on Telecommunications and Signal Processing (TSP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1506901584","https://openalex.org/W1553548039","https://openalex.org/W2018207220","https://openalex.org/W2035224686","https://openalex.org/W2100933806","https://openalex.org/W2919540929","https://openalex.org/W4241918912","https://openalex.org/W4301163036","https://openalex.org/W6633084420"],"related_works":["https://openalex.org/W2141004294","https://openalex.org/W1494561250","https://openalex.org/W2906861169","https://openalex.org/W1742462572","https://openalex.org/W11556496","https://openalex.org/W2136813515","https://openalex.org/W2106530713","https://openalex.org/W3141551763","https://openalex.org/W2095055225","https://openalex.org/W1554653810"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,25,69,84,88,98,109,112],"power&area":[4,45,89,142],"aware":[5,46,143],"modeling":[6,47,64],"approach":[7],"of":[8,27,75,80,91,108],"CMOS":[9],"digital":[10,34],"circuits":[11],"and":[12,19,29,56,119],"PAELib,":[13],"its":[14,128],"VHDL":[15],"implementation.":[16],"Today's":[17],"low-power":[18],"high":[20],"power":[21,28,55,129],"density":[22],"designs":[23],"justify":[24],"necessity":[26],"area":[30,57,131],"estimates":[31],"in":[32,71,122],"early":[33],"design":[35],"stage,":[36],"as":[37],"behavioral":[38],"or":[39],"register":[40],"transfer":[41],"level":[42,100],"description.":[43],"The":[44,77,105],"complements":[48],"a":[49,117,123,141],"functional":[50,92],"(or":[51],"behavioral)":[52],"description":[53,96],"with":[54],"estimation":[58],"features.":[59],"A":[60],"solution":[61],"for":[62,103],"this":[63,81],"was":[65],"presented":[66],"previously":[67],"by":[68],"authors":[70],"an":[72,134],"earlier":[73],"version":[74,107],"PAELib.":[76],"initial":[78],"implementation":[79],"library":[82,110],"lacked":[83],"possibility":[85],"to":[86,115],"estimate":[87,127],"consumption":[90],"descriptions,":[93],"only":[94],"structural":[95],"at":[97],"gate":[99],"were":[101],"suited":[102],"estimation.":[104],"new":[106],"allows":[111],"user":[113],"first":[114],"synthesize":[116],"circuit":[118,137],"map":[120],"it":[121],"target":[124],"technology,":[125],"then":[126],"&":[130],"requirements":[132],"using":[133],"event":[135],"driven":[136],"simulator,":[138],"finally":[139],"create":[140],"model.":[144]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}