{"id":"https://openalex.org/W2888710033","doi":"https://doi.org/10.1109/tsp.2018.8441241","title":"Resolving Loop Pipelining Issues in the CCC High-level Synthesis E-CAD Framework","display_name":"Resolving Loop Pipelining Issues in the CCC High-level Synthesis E-CAD Framework","publication_year":2018,"publication_date":"2018-07-01","ids":{"openalex":"https://openalex.org/W2888710033","doi":"https://doi.org/10.1109/tsp.2018.8441241","mag":"2888710033"},"language":"en","primary_location":{"id":"doi:10.1109/tsp.2018.8441241","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tsp.2018.8441241","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 41st International Conference on Telecommunications and Signal Processing (TSP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081389746","display_name":"Michael Dossis","orcid":"https://orcid.org/0000-0002-1863-3119"},"institutions":[{"id":"https://openalex.org/I89506807","display_name":"University of Western Macedonia","ror":"https://ror.org/00a5pe906","country_code":"GR","type":"education","lineage":["https://openalex.org/I89506807"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Michael Dossis","raw_affiliation_strings":["Department of Informatics Engineering, University of Applied Sciences of Western Macedonia, Kastoria, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics Engineering, University of Applied Sciences of Western Macedonia, Kastoria, Greece","institution_ids":["https://openalex.org/I89506807"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075745979","display_name":"Georgios Dimitriou","orcid":"https://orcid.org/0000-0002-1726-9044"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Dimitriou","raw_affiliation_strings":["Department of Computer Science, University of Thessaly, Lamia, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Thessaly, Lamia, Greece","institution_ids":["https://openalex.org/I145722265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2375,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.52595754,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8581825494766235},{"id":"https://openalex.org/keywords/loop-unrolling","display_name":"Loop unrolling","score":0.8533797264099121},{"id":"https://openalex.org/keywords/software-pipelining","display_name":"Software pipelining","score":0.7891805171966553},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7335647940635681},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6190739274024963},{"id":"https://openalex.org/keywords/loop-optimization","display_name":"Loop optimization","score":0.6124371290206909},{"id":"https://openalex.org/keywords/loop-fission","display_name":"Loop fission","score":0.604728102684021},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5529786944389343},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5516904592514038},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5408461689949036},{"id":"https://openalex.org/keywords/loop-fusion","display_name":"Loop fusion","score":0.5255954265594482},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.5004932880401611},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4617924690246582},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.45244118571281433},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2992565631866455},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.26138341426849365},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2466495931148529},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.12328076362609863}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8581825494766235},{"id":"https://openalex.org/C76970557","wikidata":"https://www.wikidata.org/wiki/Q1869750","display_name":"Loop unrolling","level":3,"score":0.8533797264099121},{"id":"https://openalex.org/C188854837","wikidata":"https://www.wikidata.org/wiki/Q268469","display_name":"Software pipelining","level":3,"score":0.7891805171966553},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7335647940635681},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6190739274024963},{"id":"https://openalex.org/C29331672","wikidata":"https://www.wikidata.org/wiki/Q3354468","display_name":"Loop optimization","level":4,"score":0.6124371290206909},{"id":"https://openalex.org/C134718785","wikidata":"https://www.wikidata.org/wiki/Q6675821","display_name":"Loop fission","level":3,"score":0.604728102684021},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5529786944389343},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5516904592514038},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5408461689949036},{"id":"https://openalex.org/C82653869","wikidata":"https://www.wikidata.org/wiki/Q6675821","display_name":"Loop fusion","level":3,"score":0.5255954265594482},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.5004932880401611},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4617924690246582},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.45244118571281433},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2992565631866455},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.26138341426849365},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2466495931148529},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.12328076362609863},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tsp.2018.8441241","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tsp.2018.8441241","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 41st International Conference on Telecommunications and Signal Processing (TSP)","raw_type":"proceedings-article"},{"id":"pmh:oai:ir.lib.uth.gr:11615/73423","is_oa":false,"landing_page_url":"http://hdl.handle.net/11615/73423","pdf_url":null,"source":{"id":"https://openalex.org/S4306400243","display_name":"University of Thessaly Institutional Repository (University of Thessaly)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145722265","host_organization_name":"University of Thessaly","host_organization_lineage":["https://openalex.org/I145722265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2018 41st International Conference on Telecommunications and Signal Processing, TSP 2018","raw_type":"conferenceItem"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W42313609","https://openalex.org/W1977813547","https://openalex.org/W1996464317","https://openalex.org/W2071189607","https://openalex.org/W2082085231","https://openalex.org/W2091452063","https://openalex.org/W2098515772","https://openalex.org/W2115572397","https://openalex.org/W2138092512","https://openalex.org/W2165187428","https://openalex.org/W2507391457","https://openalex.org/W2765564141","https://openalex.org/W4239489018","https://openalex.org/W6674431967"],"related_works":["https://openalex.org/W1498734356","https://openalex.org/W2340721088","https://openalex.org/W2010414531","https://openalex.org/W4251798485","https://openalex.org/W2122418911","https://openalex.org/W2133860611","https://openalex.org/W1993227264","https://openalex.org/W2888710033","https://openalex.org/W1568691645","https://openalex.org/W3115899447"],"abstract_inverted_index":{"Academic":[0],"High-level":[1],"Synthesis":[2],"tools":[3,29,130],"like":[4,30],"CustomCoprocessorsCompiler":[5,127,133],"have":[6],"recently":[7],"evolved":[8],"in":[9,20,88],"new":[10],"versions":[11],"with":[12,73,105,122],"expanded":[13],"functionality":[14],"and":[15,65,128],"more":[16,34],"aggressive":[17],"optimization":[18],"schemes":[19],"order":[21],"to":[22,43],"satisfy":[23],"hardware":[24,49],"implementation":[25],"requirements.":[26],"Meanwhile,":[27],"commercial":[28],"Xilinx":[31],"VivadoHLS":[32,129],"or,":[33],"recently,":[35],"Compiler-driven":[36],"code":[37],"optimizations,":[38],"are":[39,62,71,85],"a":[40,113],"useful":[41],"means":[42],"improve":[44],"quality":[45],"of":[46,57,98],"automatically":[47],"generated":[48],"implementations.":[50],"Such":[51],"optimizations":[52],"include":[53],"loop":[54,63,66,89,99,108],"transformations.":[55],"Some":[56],"the":[58,126],"most":[59],"important":[60],"transformations":[61],"unrolling":[64],"pipelining,":[67],"which":[68],"when":[69],"they":[70],"combined":[72],"careful":[74],"instruction":[75,83],"reordering,":[76],"deliver":[77,135],"highly":[78],"optimized":[79],"schedules.":[80],"Amongst":[81],"others,":[82],"dependencies":[84,106],"significant":[86],"limitations":[87],"optimization.":[90],"In":[91],"this":[92],"paper,":[93],"we":[94],"discuss":[95],"possible":[96],"resolutions":[97],"pipelining":[100],"issues":[101],"such":[102],"as":[103],"dealing":[104],"between":[107],"body":[109],"operations.":[110],"This":[111],"has":[112],"great":[114],"impact":[115],"on":[116,125],"high-level":[117],"synthesis.":[118],"Results":[119],"from":[120],"experiments":[121],"several":[123],"benchmarks":[124],"demonstrate":[131],"that":[132],"can":[134],"better":[136],"output":[137],"than":[138],"VivadoHLS.":[139]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}