{"id":"https://openalex.org/W2765432800","doi":"https://doi.org/10.1109/tsp.2017.8076075","title":"Sub-nanosecond Synchronization over 1G ethernet data links using white rabbit technologies on the WR-ZEN board","display_name":"Sub-nanosecond Synchronization over 1G ethernet data links using white rabbit technologies on the WR-ZEN board","publication_year":2017,"publication_date":"2017-07-01","ids":{"openalex":"https://openalex.org/W2765432800","doi":"https://doi.org/10.1109/tsp.2017.8076075","mag":"2765432800"},"language":"en","primary_location":{"id":"doi:10.1109/tsp.2017.8076075","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tsp.2017.8076075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 40th International Conference on Telecommunications and Signal Processing (TSP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012764770","display_name":"Jorge S\u00e1nchez-Garrido","orcid":"https://orcid.org/0000-0003-4066-0428"},"institutions":[{"id":"https://openalex.org/I173304897","display_name":"Universidad de Granada","ror":"https://ror.org/04njjy449","country_code":"ES","type":"education","lineage":["https://openalex.org/I173304897"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jorge Sanchez-Garrido","raw_affiliation_strings":["Computer Architecture and Technology Dept, University of Granada, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Architecture and Technology Dept, University of Granada, Spain","institution_ids":["https://openalex.org/I173304897"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025555892","display_name":"Antonio Miguel Lopez-Antequera","orcid":null},"institutions":[{"id":"https://openalex.org/I173304897","display_name":"Universidad de Granada","ror":"https://ror.org/04njjy449","country_code":"ES","type":"education","lineage":["https://openalex.org/I173304897"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio Miguel Lopez-Antequera","raw_affiliation_strings":["Computer Architecture and Technology Dept, University of Granada, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Architecture and Technology Dept, University of Granada, Spain","institution_ids":["https://openalex.org/I173304897"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011076880","display_name":"Miguel Jim\u00e9nez-L\u00f3pez","orcid":"https://orcid.org/0000-0002-8950-2714"},"institutions":[{"id":"https://openalex.org/I173304897","display_name":"Universidad de Granada","ror":"https://ror.org/04njjy449","country_code":"ES","type":"education","lineage":["https://openalex.org/I173304897"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Miguel Jimenez-Lopez","raw_affiliation_strings":["Computer Architecture and Technology Dept, University of Granada, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Architecture and Technology Dept, University of Granada, Spain","institution_ids":["https://openalex.org/I173304897"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068832875","display_name":"Javier D\u00edaz","orcid":"https://orcid.org/0000-0002-1849-8068"},"institutions":[{"id":"https://openalex.org/I173304897","display_name":"Universidad de Granada","ror":"https://ror.org/04njjy449","country_code":"ES","type":"education","lineage":["https://openalex.org/I173304897"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Javier Diaz","raw_affiliation_strings":["Computer Architecture and Technology Dept, University of Granada, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Architecture and Technology Dept, University of Granada, Spain","institution_ids":["https://openalex.org/I173304897"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8788,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.78460136,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"688","last_page":"693"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12146","display_name":"Power Line Communications and Noise","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.6808593273162842},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6144048571586609},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5936934947967529},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5376843810081482},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5210989713668823},{"id":"https://openalex.org/keywords/data-transmission","display_name":"Data transmission","score":0.45546847581863403},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41142746806144714},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1803022027015686}],"concepts":[{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.6808593273162842},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6144048571586609},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5936934947967529},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5376843810081482},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5210989713668823},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.45546847581863403},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41142746806144714},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1803022027015686},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tsp.2017.8076075","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tsp.2017.8076075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 40th International Conference on Telecommunications and Signal Processing (TSP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2313364301","https://openalex.org/W2403951505"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2355315220","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2373535795","https://openalex.org/W2362533971","https://openalex.org/W2385795533","https://openalex.org/W2388210573","https://openalex.org/W2347964650"],"abstract_inverted_index":{"The":[0,87],"White":[1,49,102,168],"Rabbit":[2,103,169],"(WR)":[3],"technology":[4],"has":[5],"been":[6,54],"introduced":[7],"as":[8,187,189,218],"an":[9,125,190],"enhancement":[10,196],"and":[11,65,114,214,258,261],"next":[12],"generation":[13],"of":[14,48,59,85,110,166,201,222,234,250],"the":[15,29,40,57,73,95,106,111,132,138,164,167,182,198,202,220,231,243,248],"Precision":[16],"Time":[17],"Protocol":[18],"(PTP,":[19],"IEEE":[20],"1588),":[21],"providing":[22],"a":[23,100,116,154,235],"boost":[24],"in":[25,35,105,247],"synchronization":[26,232],"accuracy":[27],"from":[28],"usual":[30],"sub-microsecond":[31],"range":[32],"commonly":[33],"found":[34],"PTPv2-based":[36],"applications,":[37],"down":[38],"to":[39,70,136,239],"much":[41],"more":[42],"precise":[43],"sub-nanosecond":[44],"range.":[45],"A":[46],"number":[47],"Rabbit-capable":[50],"network":[51,193],"nodes":[52,93],"have":[53],"developed":[55],"with":[56,269],"goal":[58,172],"allowing":[60],"simultaneous":[61],"deterministic":[62,215,270],"time":[63],"transfer":[64,272],"regular":[66],"Ethernet":[67],"data":[68,144,157,212,253],"traffic":[69],"coexist":[71],"on":[72,181,242],"same":[74],"link":[75],"without":[76,162],"significant":[77],"performance":[78,165,233],"degradation":[79],"over":[80],"fiber":[81],"links":[82],"spanning":[83],"tens":[84],"kilometers.":[86],"first":[88],"SoC-based":[89],"platform":[90],"amongst":[91],"these":[92],"is":[94,146,173,219],"WR-ZEN":[96,139,203,245],"board,":[97],"which":[98],"implements":[99],"real-time":[101],"stack":[104],"Programmable":[107],"Logic":[108],"(PL)":[109],"Zynq-7000":[112],"SoC;":[113],"features":[115],"hardened,":[117],"ARM":[118],"dual-core":[119],"Processing":[120],"System":[121],"(PS)":[122],"for":[123,204],"running":[124],"embedded":[126],"Linux":[127,192],"environment.":[128],"This":[129,171,195],"paper":[130],"presents":[131],"work":[133],"carried":[134],"out":[135],"upgrade":[137],"board":[140,246],"implementation,":[141],"whose":[142],"peak":[143],"throughput":[145,252],"limited":[147],"just":[148],"below":[149],"70":[150],"Mbps,":[151],"so":[152],"that":[153,209,240,264],"1":[155],"Gbps":[156],"rate":[158],"can":[159],"be":[160],"attained":[161],"impacting":[163],"synchronization.":[170],"fulfilled":[174],"by":[175],"designing":[176],"additional":[177],"custom":[178],"logic":[179],"based":[180],"Xilinx":[183],"AXI":[184],"DMA":[185],"core,":[186],"well":[188],"updated":[191],"driver.":[194],"allows":[197],"widespread":[199],"deployment":[200],"major":[205],"scientific":[206,260],"infrastructure":[207],"projects":[208],"require":[210],"high-speed":[211],"transmission":[213],"timing":[216,271],"transfer,":[217],"case":[221],"telescope":[223],"arrays.":[224],"Lastly,":[225],"experimental":[226],"results":[227],"are":[228,256,273],"presented":[229],"comparing":[230],"baseline":[236],"PTP-based":[237],"setup":[238],"achieved":[241],"enhanced":[244],"presence":[249],"high":[251],"traffic.":[254],"Conclusions":[255],"drawn":[257],"potential":[259],"industrial":[262],"applications":[263],"tap":[265],"this":[266],"increased":[267],"bandwidth":[268],"discussed.":[274]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}