{"id":"https://openalex.org/W2766546760","doi":"https://doi.org/10.1109/tsp.2017.8075944","title":"Packet generators on field programmable gate array platform","display_name":"Packet generators on field programmable gate array platform","publication_year":2017,"publication_date":"2017-07-01","ids":{"openalex":"https://openalex.org/W2766546760","doi":"https://doi.org/10.1109/tsp.2017.8075944","mag":"2766546760"},"language":"en","primary_location":{"id":"doi:10.1109/tsp.2017.8075944","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tsp.2017.8075944","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 40th International Conference on Telecommunications and Signal Processing (TSP)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103121616","display_name":"David Sm\u00e9kal","orcid":"https://orcid.org/0000-0002-1996-5334"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"David Smekal","raw_affiliation_strings":["Department od Telecommunications, Brno University of Technology, Brno, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department od Telecommunications, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027693776","display_name":"Jan Hajn\u00fd","orcid":"https://orcid.org/0000-0003-2831-1073"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Jan Hajny","raw_affiliation_strings":["Department od Telecommunications, Brno University of Technology, Brno, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department od Telecommunications, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000738023","display_name":"Zden\u011bk Martin\u00e1sek","orcid":"https://orcid.org/0000-0002-6504-5619"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Zdenek Martinasek","raw_affiliation_strings":["Department od Telecommunications, Brno University of Technology, Brno, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department od Telecommunications, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I60587646"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"97","last_page":"100"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10400","display_name":"Network Security and Intrusion Detection","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6940787434577942},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6894687414169312},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6283129453659058},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5674214363098145},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5485780835151672},{"id":"https://openalex.org/keywords/packet-processing","display_name":"Packet processing","score":0.5180947184562683},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.5039440989494324},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4958120286464691},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.47858428955078125},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.46653085947036743},{"id":"https://openalex.org/keywords/pseudorandom-number-generator","display_name":"Pseudorandom number generator","score":0.43173766136169434},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4198983609676361},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33476829528808594}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6940787434577942},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6894687414169312},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6283129453659058},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5674214363098145},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5485780835151672},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.5180947184562683},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.5039440989494324},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4958120286464691},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.47858428955078125},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.46653085947036743},{"id":"https://openalex.org/C140642157","wikidata":"https://www.wikidata.org/wiki/Q1623338","display_name":"Pseudorandom number generator","level":2,"score":0.43173766136169434},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4198983609676361},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33476829528808594},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tsp.2017.8075944","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tsp.2017.8075944","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 40th International Conference on Telecommunications and Signal Processing (TSP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1574159338","https://openalex.org/W2007051775","https://openalex.org/W2040882418","https://openalex.org/W2043937068","https://openalex.org/W2122196204","https://openalex.org/W2144093191","https://openalex.org/W2147039189"],"related_works":["https://openalex.org/W1606574587","https://openalex.org/W1556003661","https://openalex.org/W2097731574","https://openalex.org/W1233822343","https://openalex.org/W2097595905","https://openalex.org/W4235315652","https://openalex.org/W1993620881","https://openalex.org/W2390663577","https://openalex.org/W4243019710","https://openalex.org/W2017199760"],"abstract_inverted_index":{"With":[0],"the":[1,29,49,65,77,93,99,107,116,120],"growing":[2],"speed":[3],"of":[4,24,32,52,58,68,109,119],"computer":[5],"networks,":[6],"we":[7,105],"need":[8],"to":[9],"test":[10],"our":[11],"solutions,":[12],"network":[13,87],"conditions,":[14],"and":[15,47,56,92,114],"topologies":[16],"using":[17],"high-speed":[18,66],"traffic":[19,45,61,70],"generators.":[20],"The":[21],"main":[22],"contribution":[23],"this":[25,103],"paper":[26],"is":[27,40],"1)":[28],"theoretical":[30],"proposal":[31,51],"a":[33,53,84],"pseudo-random":[34],"number":[35],"generator":[36,62],"(PRNG)":[37],"algorithm":[38],"that":[39,63],"usable":[41],"for":[42,71,76,86],"hardware-accelerated":[43],"IP":[44,69,112],"generators":[46],"2)":[48],"practical":[50],"novel":[54],"design":[55],"implementation":[57],"an":[59,111],"FPGA-based":[60],"provides":[64],"generation":[67],"testing":[72],"purposed,":[73],"in":[74,97],"particular":[75,98],"Denial-of-Service":[78],"(DoS)":[79],"security":[80],"testing.":[81],"We":[82],"present":[83],"solution":[85],"cards":[88],"based":[89],"on":[90],"FPGA":[91],"NetCOPE":[94],"development":[95],"platform,":[96,104],"NFB-40G2":[100],"cards.":[101],"Using":[102],"explain":[106],"process":[108],"creating":[110],"packet":[113,121],"propose":[115],"VHDL":[117],"architecture":[118],"generator.":[122]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}