{"id":"https://openalex.org/W2142795101","doi":"https://doi.org/10.1109/tsp.2011.6043696","title":"Application of FMEA procedure for ALU unit testing","display_name":"Application of FMEA procedure for ALU unit testing","publication_year":2011,"publication_date":"2011-08-01","ids":{"openalex":"https://openalex.org/W2142795101","doi":"https://doi.org/10.1109/tsp.2011.6043696","mag":"2142795101"},"language":"en","primary_location":{"id":"doi:10.1109/tsp.2011.6043696","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tsp.2011.6043696","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 34th International Conference on Telecommunications and Signal Processing (TSP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041556737","display_name":"Ji\u0159\u00ed Sobotka","orcid":"https://orcid.org/0000-0002-6569-6593"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Jiri Sobotka","raw_affiliation_strings":["Brno University of Technology, Brno, Czech Republic","Brno University of Technology. Brno, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]},{"raw_affiliation_string":"Brno University of Technology. Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028012983","display_name":"V\u00e1clav Zeman","orcid":"https://orcid.org/0000-0002-6270-3591"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Vaclav Zeman","raw_affiliation_strings":["Brno University of Technology, Brno, Czech Republic","Brno University of Technology. Brno, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]},{"raw_affiliation_string":"Brno University of Technology. Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I60587646"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15949168,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"428","last_page":"432"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.991100013256073,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.991100013256073,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9890999794006348,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12423","display_name":"Software Reliability and Analysis Research","score":0.9670000076293945,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7232018113136292},{"id":"https://openalex.org/keywords/arithmetic-function","display_name":"Arithmetic function","score":0.6928583383560181},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.6768835783004761},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6205600500106812},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.514416515827179},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.48842042684555054},{"id":"https://openalex.org/keywords/logical-conjunction","display_name":"Logical conjunction","score":0.4825150668621063},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.47470417618751526},{"id":"https://openalex.org/keywords/failure-mode-and-effects-analysis","display_name":"Failure mode and effects analysis","score":0.4555164873600006},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32555049657821655},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2917777895927429},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2632848620414734},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16286444664001465},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1403833031654358}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7232018113136292},{"id":"https://openalex.org/C112343008","wikidata":"https://www.wikidata.org/wiki/Q140744","display_name":"Arithmetic function","level":2,"score":0.6928583383560181},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.6768835783004761},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6205600500106812},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.514416515827179},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.48842042684555054},{"id":"https://openalex.org/C21847791","wikidata":"https://www.wikidata.org/wiki/Q191081","display_name":"Logical conjunction","level":2,"score":0.4825150668621063},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.47470417618751526},{"id":"https://openalex.org/C66283442","wikidata":"https://www.wikidata.org/wiki/Q1389268","display_name":"Failure mode and effects analysis","level":2,"score":0.4555164873600006},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32555049657821655},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2917777895927429},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2632848620414734},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16286444664001465},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1403833031654358},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tsp.2011.6043696","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tsp.2011.6043696","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 34th International Conference on Telecommunications and Signal Processing (TSP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/12","display_name":"Responsible consumption and production"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1570153265","https://openalex.org/W1588904986","https://openalex.org/W4213187613"],"related_works":["https://openalex.org/W2000071592","https://openalex.org/W1660676450","https://openalex.org/W1586473494","https://openalex.org/W2382181079","https://openalex.org/W2125955092","https://openalex.org/W4390784490","https://openalex.org/W582971654","https://openalex.org/W4302408721","https://openalex.org/W2861978802","https://openalex.org/W2496589304"],"abstract_inverted_index":{"Arithmetic-logic":[0],"unit":[1],"(ALU)":[2],"is":[3,14,43,51],"an":[4],"important":[5],"part":[6],"of":[7,23,30,38,48,65,74],"each":[8,75],"microprocessor":[9],"and":[10,18,72,82],"its":[11],"main":[12],"purpose":[13],"to":[15,67],"process":[16],"arithmetical":[17],"logical":[19],"operations.":[20],"Correct":[21],"results":[22],"these":[24],"calculations":[25],"are":[26],"crucial":[27,52],"for":[28,53],"performance":[29,56],"the":[31,58,78],"entire":[32],"processor":[33],"unit.":[34],"Thus":[35],"thorough":[36,46],"testing":[37,47],"all":[39],"functions":[40],"before":[41],"deployment":[42],"necessary.":[44],"Also":[45],"whole":[49],"system":[50,55],"correct":[54],"during":[57],"life":[59],"cycle.":[60],"Following":[61],"article":[62],"describes":[63],"proposal":[64],"algorithm":[66],"test":[68],"basic":[69],"arithmetical-logical":[70],"instructions":[71],"analysis":[73],"gate":[76],"by":[77],"FMEA":[79],"(Failure":[80],"mode":[81],"effect":[83],"analysis)":[84],"method.":[85]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}