{"id":"https://openalex.org/W2160222379","doi":"https://doi.org/10.1109/tsp.2011.6043687","title":"VHDL procedure for combinational divider","display_name":"VHDL procedure for combinational divider","publication_year":2011,"publication_date":"2011-08-01","ids":{"openalex":"https://openalex.org/W2160222379","doi":"https://doi.org/10.1109/tsp.2011.6043687","mag":"2160222379"},"language":"en","primary_location":{"id":"doi:10.1109/tsp.2011.6043687","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tsp.2011.6043687","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 34th International Conference on Telecommunications and Signal Processing (TSP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004363223","display_name":"Zbynek Fedra","orcid":null},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Zbynek Fedra","raw_affiliation_strings":["Brno University of Technology, Brno, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057524774","display_name":"J. Kolouch","orcid":null},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Jaromir Kolouch","raw_affiliation_strings":["Brno University of Technology, Brno, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I60587646"],"apc_list":null,"apc_paid":null,"fwci":0.2703,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.65118844,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"6","issue":null,"first_page":"469","last_page":"471"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8749719858169556},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7854499816894531},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7243916392326355},{"id":"https://openalex.org/keywords/spartan","display_name":"Spartan","score":0.6390363574028015},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.5571740865707397},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4783444106578827},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42961329221725464},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.427884578704834},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4002213478088379},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3312376141548157},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22102296352386475},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.21539831161499023},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10068914294242859}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8749719858169556},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7854499816894531},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7243916392326355},{"id":"https://openalex.org/C10689553","wikidata":"https://www.wikidata.org/wiki/Q405953","display_name":"Spartan","level":3,"score":0.6390363574028015},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.5571740865707397},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4783444106578827},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42961329221725464},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.427884578704834},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4002213478088379},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3312376141548157},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22102296352386475},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.21539831161499023},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10068914294242859}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tsp.2011.6043687","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tsp.2011.6043687","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 34th International Conference on Telecommunications and Signal Processing (TSP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1486006109","https://openalex.org/W1592618590","https://openalex.org/W2099662985","https://openalex.org/W2159307558","https://openalex.org/W3143105131","https://openalex.org/W6683341833"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2075214143","https://openalex.org/W2376018793","https://openalex.org/W2164733497","https://openalex.org/W2363829830","https://openalex.org/W2115658098"],"abstract_inverted_index":{"In":[0],"the":[1,19,24,33],"paper,":[2],"a":[3],"synthesizable":[4],"combinational":[5],"integer":[6],"number":[7],"divider":[8,25],"VHDL":[9],"model":[10],"is":[11,14,26,29,40],"described":[12],"that":[13],"suitable":[15],"for":[16,36],"implementation":[17,44],"in":[18,45,62],"FPGA":[20,54],"devices.":[21],"The":[22],"algorithm":[23],"based":[27],"on":[28],"briefly":[30],"introduced.":[31],"Along":[32],"model,":[34],"testbench":[35],"its":[37],"functional":[38],"verification":[39],"presented.":[41],"Results":[42],"of":[43,53],"Xilinx":[46],"Spartan-3":[47],"and":[48,57],"Spartan-6":[49],"devices":[50],"-":[51],"amount":[52],"resources":[55],"used":[56],"maximum":[58],"delay,":[59],"are":[60],"given":[61],"tables.":[63]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}