{"id":"https://openalex.org/W2102114477","doi":"https://doi.org/10.1109/tse.2002.1033224","title":"Virtual benchmarking and model continuity in prototyping embedded multiprocessor signal processing systems","display_name":"Virtual benchmarking and model continuity in prototyping embedded multiprocessor signal processing systems","publication_year":2002,"publication_date":"2002-09-01","ids":{"openalex":"https://openalex.org/W2102114477","doi":"https://doi.org/10.1109/tse.2002.1033224","mag":"2102114477"},"language":"en","primary_location":{"id":"doi:10.1109/tse.2002.1033224","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tse.2002.1033224","pdf_url":null,"source":{"id":"https://openalex.org/S8351582","display_name":"IEEE Transactions on Software Engineering","issn_l":"0098-5589","issn":["0098-5589","1939-3520","2326-3881"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Software Engineering","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009279841","display_name":"Randall S. Janka","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.S. Janka","raw_affiliation_strings":["Cadence Design Systems, Inc., Atlanta, GA, USA","[Cadence Design Systems, Inc., Atlanta, GA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., Atlanta, GA, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"[Cadence Design Systems, Inc., Atlanta, GA, USA]","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079905341","display_name":"Frederick W. B. Li","orcid":"https://orcid.org/0000-0002-4283-4228"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L.M. Wills","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","[School of Electrical & Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"[School of Electrical & Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA]","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021556114","display_name":"Lewis Baumstark","orcid":"https://orcid.org/0009-0008-8800-6525"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L.B. Baumstark","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","[School of Electrical & Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"[School of Electrical & Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA]","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2282,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.79289433,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"28","issue":"9","first_page":"832","last_page":"846"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8531652688980103},{"id":"https://openalex.org/keywords/executable","display_name":"Executable","score":0.6542255878448486},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.575704038143158},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5337997674942017},{"id":"https://openalex.org/keywords/virtual-prototyping","display_name":"Virtual prototyping","score":0.4855456054210663},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4290672242641449},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4210147261619568},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20316648483276367},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.14484095573425293}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8531652688980103},{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.6542255878448486},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.575704038143158},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5337997674942017},{"id":"https://openalex.org/C2780991453","wikidata":"https://www.wikidata.org/wiki/Q3408177","display_name":"Virtual prototyping","level":2,"score":0.4855456054210663},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4290672242641449},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4210147261619568},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20316648483276367},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.14484095573425293}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tse.2002.1033224","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tse.2002.1033224","pdf_url":null,"source":{"id":"https://openalex.org/S8351582","display_name":"IEEE Transactions on Software Engineering","issn_l":"0098-5589","issn":["0098-5589","1939-3520","2326-3881"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Software Engineering","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.15.6890","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.15.6890","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://users.ece.gatech.edu/~linda/papers/TSE-janka02.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6499999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320309321","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W218754144","https://openalex.org/W1424764452","https://openalex.org/W1498455513","https://openalex.org/W1523760067","https://openalex.org/W1534103982","https://openalex.org/W1540492331","https://openalex.org/W1564184163","https://openalex.org/W1573007991","https://openalex.org/W1583095677","https://openalex.org/W1664176988","https://openalex.org/W1882335235","https://openalex.org/W1936022305","https://openalex.org/W1986619705","https://openalex.org/W2015937909","https://openalex.org/W2020595327","https://openalex.org/W2045145186","https://openalex.org/W2091204488","https://openalex.org/W2096973649","https://openalex.org/W2098076835","https://openalex.org/W2098735459","https://openalex.org/W2099843986","https://openalex.org/W2101979245","https://openalex.org/W2102194774","https://openalex.org/W2105603754","https://openalex.org/W2117870171","https://openalex.org/W2119355229","https://openalex.org/W2133824053","https://openalex.org/W2159765281","https://openalex.org/W2162581636","https://openalex.org/W2164114918","https://openalex.org/W2169687938","https://openalex.org/W2914997451","https://openalex.org/W2917986079","https://openalex.org/W4234582214","https://openalex.org/W4236734067","https://openalex.org/W4238796900","https://openalex.org/W6608761529","https://openalex.org/W6628423432","https://openalex.org/W6631239089","https://openalex.org/W6677501181"],"related_works":["https://openalex.org/W1508156141","https://openalex.org/W2067860068","https://openalex.org/W2072252189","https://openalex.org/W2149777400","https://openalex.org/W2089472638","https://openalex.org/W2046512977","https://openalex.org/W1885396597","https://openalex.org/W1754554616","https://openalex.org/W2150550920","https://openalex.org/W2103137327"],"abstract_inverted_index":{"The":[0,105],"complexity":[1],"of":[2,5,102,133,139,158,178],"hardware/software":[3],"codesign":[4],"embedded":[6],"real-time":[7],"signal":[8,141],"processing":[9,142],"systems":[10],"can":[11],"be":[12],"reduced":[13],"by":[14],"rapid":[15],"system":[16,137],"prototyping":[17,164],"(RSP).":[18],"However,":[19],"existing":[20,162],"RSP":[21,121],"frameworks":[22],"do":[23,50],"not":[24,51],"provide":[25],"a":[26,61,94,134],"sound":[27],"specification":[28,44,74,130],"and":[29,45,48,113,131,166],"design":[30,46,79,132],"methodology":[31,124,180],"(SDM)":[32],"because":[33],"they":[34,49],"require":[35],"the":[36,40,68,83,129,140,144,168,182],"designer":[37,69],"to":[38,70,81,89,116,170,175,181],"choose":[39],"implementation":[41],"target":[42],"before":[43,87],"exploration":[47,80],"work":[52],"together":[53],"coherently":[54],"across":[55],"development":[56],"stages.":[57],"This":[58,123],"paper":[59],"presents":[60],"new":[62],"SDM,":[63],"called":[64,96],"MAGIC,":[65],"that":[66,90],"allows":[67],"capture":[71],"an":[72],"executable":[73],"model":[75,118],"for":[76,99],"use":[77],"in":[78],"find":[82],"optimal":[84],"multiprocessor":[85],"technology":[86],"committing":[88],"technology.":[91],"MAGIC":[92,106,154],"uses":[93],"technique":[95],"\"virtual":[97],"benchmarking,\"":[98],"early":[100],"validation":[101],"promising":[103,195],"architectures.":[104],"SDM":[107],"also":[108,192],"exploits":[109],"emerging":[110],"open-standards":[111],"computation":[112],"communication":[114],"middleware":[115],"establish":[117],"continuity":[119],"between":[120],"frameworks.":[122],"has":[125],"been":[126],"validated":[127],"through":[128],"moderately":[135],"complex":[136],"representative":[138],"domain:":[143],"RASSP":[145],"Synthetic":[146],"Aperture":[147],"Radar":[148],"benchmark.":[149],"In":[150],"this":[151,179],"case":[152],"study,":[153],"achieves":[155],"three":[156],"orders":[157],"magnitude":[159],"speedup":[160],"over":[161],"virtual":[163],"approaches":[165],"demonstrates":[167],"ability":[169],"evaluate":[171],"competitive":[172],"technologies":[173],"prior":[174],"implementation.":[176],"Transfer":[177],"system-on-a-chip":[183],"domain":[184],"using":[185],"Cadence's":[186],"Virtual":[187],"Component":[188],"Codesign":[189],"infrastructure":[190],"is":[191],"discussed":[193],"with":[194],"results.":[196]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}