{"id":"https://openalex.org/W2957872112","doi":"https://doi.org/10.1109/tr.2019.2923258","title":"A System-Level Framework for Analytical and Empirical Reliability Exploration of STT-MRAM Caches","display_name":"A System-Level Framework for Analytical and Empirical Reliability Exploration of STT-MRAM Caches","publication_year":2019,"publication_date":"2019-07-10","ids":{"openalex":"https://openalex.org/W2957872112","doi":"https://doi.org/10.1109/tr.2019.2923258","mag":"2957872112"},"language":"en","primary_location":{"id":"doi:10.1109/tr.2019.2923258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tr.2019.2923258","pdf_url":null,"source":{"id":"https://openalex.org/S87725633","display_name":"IEEE Transactions on Reliability","issn_l":"0018-9529","issn":["0018-9529","1558-1721"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Reliability","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020862455","display_name":"Elham Cheshmikhani","orcid":"https://orcid.org/0000-0003-3737-683X"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Elham Cheshmikhani","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"raw_orcid":"https://orcid.org/0000-0003-3737-683X","affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084606556","display_name":"Hamed Farbeh","orcid":"https://orcid.org/0000-0002-4204-9131"},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hamed Farbeh","raw_affiliation_strings":["Department of Computer Engineering, Amirkabir University of Technology, Tehran, Iran"],"raw_orcid":"https://orcid.org/0000-0002-4204-9131","affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Amirkabir University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088069234","display_name":"Hossein Asadi","orcid":"https://orcid.org/0000-0002-0264-3865"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hossein Asadi","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"raw_orcid":"https://orcid.org/0000-0002-0264-3865","affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":1.2089,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.78111439,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"69","issue":"2","first_page":"594","last_page":"610"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7600173950195312},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7369075417518616},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.7282731533050537},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5747740268707275},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5307281613349915},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41746559739112854},{"id":"https://openalex.org/keywords/parsec","display_name":"Parsec","score":0.4157332181930542},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.41562551259994507},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39568910002708435},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.22727349400520325},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19629275798797607},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.13038617372512817}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7600173950195312},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7369075417518616},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.7282731533050537},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5747740268707275},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5307281613349915},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41746559739112854},{"id":"https://openalex.org/C44060867","wikidata":"https://www.wikidata.org/wiki/Q12129","display_name":"Parsec","level":3,"score":0.4157332181930542},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.41562551259994507},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39568910002708435},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.22727349400520325},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19629275798797607},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.13038617372512817},{"id":"https://openalex.org/C150846664","wikidata":"https://www.wikidata.org/wiki/Q7602306","display_name":"Stars","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tr.2019.2923258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tr.2019.2923258","pdf_url":null,"source":{"id":"https://openalex.org/S87725633","display_name":"IEEE Transactions on Reliability","issn_l":"0018-9529","issn":["0018-9529","1558-1721"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Reliability","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8804621377","display_name":null,"funder_award_id":"96006071","funder_id":"https://openalex.org/F4320322243","funder_display_name":"Iran National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320322242","display_name":"Iran's National Elites Foundation","ror":"https://ror.org/05629dh87"},{"id":"https://openalex.org/F4320322243","display_name":"Iran National Science Foundation","ror":"https://ror.org/03sr1ma14"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":53,"referenced_works":["https://openalex.org/W1967547265","https://openalex.org/W1978910126","https://openalex.org/W1988431200","https://openalex.org/W1992063709","https://openalex.org/W2003243790","https://openalex.org/W2010216838","https://openalex.org/W2014178805","https://openalex.org/W2036853599","https://openalex.org/W2047768063","https://openalex.org/W2065245972","https://openalex.org/W2074385563","https://openalex.org/W2083907455","https://openalex.org/W2085577656","https://openalex.org/W2086878414","https://openalex.org/W2090032487","https://openalex.org/W2098577477","https://openalex.org/W2112388836","https://openalex.org/W2147657366","https://openalex.org/W2283769046","https://openalex.org/W2294313946","https://openalex.org/W2327150258","https://openalex.org/W2330876360","https://openalex.org/W2331328369","https://openalex.org/W2338546029","https://openalex.org/W2342983891","https://openalex.org/W2345834493","https://openalex.org/W2352050502","https://openalex.org/W2407511913","https://openalex.org/W2409712696","https://openalex.org/W2468804365","https://openalex.org/W2487018225","https://openalex.org/W2527848006","https://openalex.org/W2530338776","https://openalex.org/W2553994426","https://openalex.org/W2566162455","https://openalex.org/W2589107828","https://openalex.org/W2597766981","https://openalex.org/W2604267591","https://openalex.org/W2612691011","https://openalex.org/W2764015484","https://openalex.org/W2769582913","https://openalex.org/W2774631097","https://openalex.org/W2792929614","https://openalex.org/W2897902688","https://openalex.org/W2900554090","https://openalex.org/W2909245352","https://openalex.org/W2909818939","https://openalex.org/W2914504752","https://openalex.org/W2924773594","https://openalex.org/W2934817499","https://openalex.org/W2945399367","https://openalex.org/W3105586398","https://openalex.org/W6662266544"],"related_works":["https://openalex.org/W3047236395","https://openalex.org/W2186949690","https://openalex.org/W2167303720","https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W2782412391","https://openalex.org/W3019064768","https://openalex.org/W1563139915","https://openalex.org/W3019683061","https://openalex.org/W2061075966"],"abstract_inverted_index":{"Spin-transfer":[0],"torque":[1],"magnetic":[2],"RAM":[3],"(STT-MRAM)":[4],"is":[5,89,165,256],"known":[6],"as":[7,37,143,145],"the":[8,38,66,81,126,130,133,146,197,208,236,262,267],"most":[9],"promising":[10],"replacement":[11],"for":[12,77,110,248,304],"static":[13],"random":[14],"access":[15,177,282],"memory":[16,43],"(SRAM)":[17],"technology":[18],"in":[19,118,174,192,211,240,261,273,279],"large":[20],"last-level":[21],"cache":[22,42,127,163,176,281],"memories":[23],"(LLC).":[24],"Despite":[25],"its":[26],"high":[27,46],"density,":[28],"nonvolatility,":[29],"near-zero":[30],"leakage":[31],"power,":[32],"and":[33,57,113,140,154,168,202,284,296,311,315],"immunity":[34],"to":[35,51,64,92,151],"radiation":[36],"major":[39],"advantages,":[40],"STT-MRAM-based":[41],"suffers":[44],"from":[45,225],"error":[47,75,134,149,209,238,271,286,308],"rates":[48,150,287],"mainly":[49],"due":[50],"retention":[52],"failure":[53,142],"(RF),":[54],"read":[55,138],"disturbance,":[56,139],"write":[58,141],"failure.":[59],"Existing":[60],"studies":[61,298],"are":[62,288],"limited":[63],"estimate":[65],"rate":[67,239],"of":[68,73,84,115,132,148,172,199,222,269,307],"only":[69],"one":[70],"or":[71],"two":[72],"these":[74],"types":[76,135,210],"STT-MRAM":[78,85,119,162,193,243,263,317],"cache.":[79],"However,":[80],"overall":[82],"vulnerability":[83,128,164,186,254,276],"caches,":[86,96],"whose":[87],"estimation":[88],"a":[90,107,219,231,241],"must":[91],"design":[93],"cost-efficient":[94],"reliable":[95,314],"has":[97],"not":[98],"been":[99],"studied":[100],"previously.":[101],"In":[102,265],"this":[103,122,185],"paper,":[104],"we":[105,124,206],"propose":[106],"system-level":[108],"framework":[109],"reliability":[111],"exploration":[112],"characterization":[114],"errors'":[116],"behavior":[117,153],"caches.":[120],"To":[121,195],"end,":[123],"formulate":[125],"considering":[129,259],"intercorrelation":[131],"including":[136],"RF,":[137],"well":[144],"dependency":[147],"workloads'":[152],"process":[155],"variations":[156],"(PVs).":[157],"Our":[158,179],"analysis":[159],"reveals":[160],"that":[161,184,235],"highly":[166,277,313],"workload-dependent":[167],"varies":[169,245,278],"by":[170,190,246,291],"orders":[171],"magnitude":[173],"different":[175,249,280],"patterns.":[178],"analytical":[180,295],"study":[181],"also":[182],"shows":[183],"divergence":[187],"significantly":[188,300],"increases":[189],"PVs":[191,203,260],"cells.":[194,264],"take":[196],"effects":[198],"system":[200,302],"workloads":[201,224],"into":[204],"account,":[205],"implement":[207],"gem5":[212],"full-system":[213],"simulator.":[214],"The":[215,293],"experimental":[216],"results":[217],"using":[218],"comprehensive":[220],"set":[221],"multiprogrammed":[223],"SPEC":[226],"CPU2006":[227],"benchmark":[228],"suite":[229],"on":[230],"quad-core":[232],"processor":[233],"show":[234],"total":[237,274],"shared":[242],"LLC":[244,275],"32.0\u00d7":[247],"workloads.":[250],"A":[251],"further":[252],"6.5\u00d7":[253],"variation":[255],"observed":[257],"when":[258],"addition,":[266],"contribution":[268],"each":[270],"type":[272],"patterns":[283],"moreover,":[285],"differently":[289],"affected":[290],"PVs.":[292],"proposed":[294],"empirical":[297],"can":[299],"help":[301],"architects":[303],"efficient":[305],"utilization":[306],"mitigation":[309],"techniques":[310],"designing":[312],"low-cost":[316],"LLCs.":[318]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}