{"id":"https://openalex.org/W2592908320","doi":"https://doi.org/10.1109/tr.2017.2669090","title":"A Scheme to Reduce the Number of Parity Check Bits in Orthogonal Latin Square Codes","display_name":"A Scheme to Reduce the Number of Parity Check Bits in Orthogonal Latin Square Codes","publication_year":2017,"publication_date":"2017-03-02","ids":{"openalex":"https://openalex.org/W2592908320","doi":"https://doi.org/10.1109/tr.2017.2669090","mag":"2592908320"},"language":"en","primary_location":{"id":"doi:10.1109/tr.2017.2669090","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tr.2017.2669090","pdf_url":null,"source":{"id":"https://openalex.org/S87725633","display_name":"IEEE Transactions on Reliability","issn_l":"0018-9529","issn":["0018-9529","1558-1721"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Reliability","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080322790","display_name":"Pedro Reviriego","orcid":"https://orcid.org/0000-0003-2540-5234"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro Reviriego","raw_affiliation_strings":["ARIES Research Center, Universidad Antonio de Nebrija, Madrid, Spain","ARIES research center, Universidad Antonio de Nebrija, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARIES Research Center, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]},{"raw_affiliation_string":"ARIES research center, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100417119","display_name":"Shanshan Liu","orcid":"https://orcid.org/0000-0001-6226-2880"},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shanshan Liu","raw_affiliation_strings":["Microelectronics Center, Harbin Institute of Technology, Harbin, China","Microelectronics Center, Harbin Institute of Technology,Harbin,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Center, Harbin Institute of Technology, Harbin, China","institution_ids":["https://openalex.org/I204983213"]},{"raw_affiliation_string":"Microelectronics Center, Harbin Institute of Technology,Harbin,China","institution_ids":["https://openalex.org/I204983213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078857723","display_name":"Alfonso S\u00e1nchez\u2010Maci\u00e1n","orcid":"https://orcid.org/0000-0002-2220-0594"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alfonso Sanchez-Macian","raw_affiliation_strings":["ARIES Research Center, Universidad Antonio de Nebrija, Madrid, Spain","ARIES research center, Universidad Antonio de Nebrija, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARIES Research Center, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]},{"raw_affiliation_string":"ARIES research center, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100651217","display_name":"Liyi Xiao","orcid":null},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liyi Xiao","raw_affiliation_strings":["Microelectronics Center, Harbin Institute of Technology, Harbin, China","Microelectronics Center, Harbin Institute of Technology,Harbin,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Center, Harbin Institute of Technology, Harbin, China","institution_ids":["https://openalex.org/I204983213"]},{"raw_affiliation_string":"Microelectronics Center, Harbin Institute of Technology,Harbin,China","institution_ids":["https://openalex.org/I204983213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044495372","display_name":"Juan Antonio Maestro","orcid":"https://orcid.org/0000-0001-7133-9026"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Antonio Maestro","raw_affiliation_strings":["ARIES Research Center, Universidad Antonio de Nebrija, Madrid, Spain","ARIES research center, Universidad Antonio de Nebrija, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARIES Research Center, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]},{"raw_affiliation_string":"ARIES research center, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5632,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.67597894,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"66","issue":"2","first_page":"518","last_page":"528"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/block-code","display_name":"Block code","score":0.6539645195007324},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.625065803527832},{"id":"https://openalex.org/keywords/parity-bit","display_name":"Parity bit","score":0.6175752282142639},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.6122860908508301},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5788618326187134},{"id":"https://openalex.org/keywords/linear-code","display_name":"Linear code","score":0.5689774751663208},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.52892005443573},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4528910517692566},{"id":"https://openalex.org/keywords/turbo-code","display_name":"Turbo code","score":0.449209064245224},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.4375108778476715},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4278140664100647},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.35719233751296997},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2863350510597229}],"concepts":[{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.6539645195007324},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.625065803527832},{"id":"https://openalex.org/C131521367","wikidata":"https://www.wikidata.org/wiki/Q625502","display_name":"Parity bit","level":2,"score":0.6175752282142639},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.6122860908508301},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5788618326187134},{"id":"https://openalex.org/C2400350","wikidata":"https://www.wikidata.org/wiki/Q1752667","display_name":"Linear code","level":4,"score":0.5689774751663208},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.52892005443573},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4528910517692566},{"id":"https://openalex.org/C114504821","wikidata":"https://www.wikidata.org/wiki/Q2164281","display_name":"Turbo code","level":3,"score":0.449209064245224},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.4375108778476715},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4278140664100647},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.35719233751296997},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2863350510597229},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tr.2017.2669090","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tr.2017.2669090","pdf_url":null,"source":{"id":"https://openalex.org/S87725633","display_name":"IEEE Transactions on Reliability","issn_l":"0018-9529","issn":["0018-9529","1558-1721"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Reliability","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.6800000071525574,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1954214817","https://openalex.org/W1965193075","https://openalex.org/W1965805396","https://openalex.org/W1990202733","https://openalex.org/W2003964202","https://openalex.org/W2015548239","https://openalex.org/W2021708499","https://openalex.org/W2022195033","https://openalex.org/W2025474944","https://openalex.org/W2038721103","https://openalex.org/W2118637853","https://openalex.org/W2151529344","https://openalex.org/W2168793636"],"related_works":["https://openalex.org/W135568846","https://openalex.org/W2460434904","https://openalex.org/W1789159349","https://openalex.org/W2140479584","https://openalex.org/W1851307089","https://openalex.org/W2113911300","https://openalex.org/W2209506458","https://openalex.org/W2169737172","https://openalex.org/W832867880","https://openalex.org/W1580452828"],"abstract_inverted_index":{"The":[0,102,140],"use":[1],"of":[2,47,54,83,120,149],"error-correcting":[3],"codes":[4,20,37,43,48,78,104],"is":[5],"a":[6,72,155],"common":[7],"strategy":[8],"to":[9,74,87,98],"protect":[10],"memories":[11],"from":[12],"errors.":[13],"Single-error":[14],"correction,":[15],"double-error":[16],"detection":[17],"linear":[18],"block":[19],"have":[21],"been":[22],"traditionally":[23],"utilized.":[24],"However,":[25],"there":[26],"are":[27,32,38,44,53,145],"applications":[28],"where":[29],"multiple":[30],"errors":[31],"frequent":[33],"and":[34,67,112,123,130,152],"more":[35],"complex":[36],"needed.":[39],"Orthogonal":[40],"Latin":[41,76,137],"square":[42,77,138],"one":[45],"type":[46],"with":[49,64,109,133],"multiple-error-correction":[50],"capability.":[51],"They":[52],"interest":[55],"for":[56,126],"memory":[57,91,95],"protection":[58],"because":[59],"they":[60,144],"can":[61,105],"be":[62,88,107],"decoded":[63,108],"low":[65,110],"complexity":[66],"delay.":[68,159],"This":[69,114],"paper":[70,115],"presents":[71,117],"modification":[73],"orthogonal":[75,136],"that":[79,143],"reduces":[80],"the":[81,94,100,121,134],"number":[82],"parity":[84],"check":[85],"bits":[86],"stored":[89],"in":[90,147,158],"therefore":[92],"lowering":[93],"overhead":[96],"needed":[97],"implement":[99],"codes.":[101],"proposed":[103],"also":[106,116],"delay":[111],"complexity.":[113],"an":[118],"evaluation":[119],"encoder":[122],"decoder":[124],"implementations":[125],"various":[127],"word":[128],"sizes":[129],"compares":[131],"them":[132],"standard":[135],"implementations.":[139],"results":[141],"show":[142],"similar":[146],"terms":[148],"circuit":[150],"area":[151],"introduce":[153],"only":[154],"small":[156],"penalty":[157]},"counts_by_year":[{"year":2022,"cited_by_count":4},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}