{"id":"https://openalex.org/W7160045140","doi":"https://doi.org/10.1109/tpds.2026.3688931","title":"WAPA: A Microarchitecture- and Workload-Agnostic Universal SMT Scheduler","display_name":"WAPA: A Microarchitecture- and Workload-Agnostic Universal SMT Scheduler","publication_year":2026,"publication_date":"2026-04-29","ids":{"openalex":"https://openalex.org/W7160045140","doi":"https://doi.org/10.1109/tpds.2026.3688931"},"language":null,"primary_location":{"id":"doi:10.1109/tpds.2026.3688931","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tpds.2026.3688931","pdf_url":null,"source":{"id":"https://openalex.org/S97130795","display_name":"IEEE Transactions on Parallel and Distributed Systems","issn_l":"1045-9219","issn":["1045-9219","1558-2183","2161-9883"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Parallel and Distributed Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tpds.2026.3688931","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101429384","display_name":"Marta Navarro","orcid":"https://orcid.org/0000-0002-4334-460X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Marta Navarro","raw_affiliation_strings":["Universitat Politècnica de València, València, Spain"],"raw_orcid":"https://orcid.org/0000-0002-4334-460X","affiliations":[{"raw_affiliation_string":"Universitat Politècnica de València, València, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016802776","display_name":"Vicent Pallard\u00f3\u2013Juli\u00e0","orcid":"https://orcid.org/0000-0003-4352-2741"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Vicent Pallard\u00f3-Juli\u00e0","raw_affiliation_strings":["TU Wien, Vienna, Austria"],"raw_orcid":"https://orcid.org/0000-0003-4352-2741","affiliations":[{"raw_affiliation_string":"TU Wien, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034439600","display_name":"Luc\u00eda Pons","orcid":"https://orcid.org/0000-0002-4582-7744"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lucia Pons","raw_affiliation_strings":["Universitat Politècnica de València, València, Spain"],"raw_orcid":"https://orcid.org/0000-0002-4582-7744","affiliations":[{"raw_affiliation_string":"Universitat Politècnica de València, València, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013237315","display_name":"Salvador Petit","orcid":"https://orcid.org/0000-0003-2426-4134"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Salvador Petit","raw_affiliation_strings":["Universitat Politècnica de València, València, Spain"],"raw_orcid":"https://orcid.org/0000-0003-2426-4134","affiliations":[{"raw_affiliation_string":"Universitat Politècnica de València, València, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033867189","display_name":"Mar\u00eda E. G\u00f3mez","orcid":"https://orcid.org/0000-0003-1466-4118"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mar\u00eda E. G\u00f3mez","raw_affiliation_strings":["Universitat Politècnica de València, València, Spain"],"raw_orcid":"https://orcid.org/0000-0003-1466-4118","affiliations":[{"raw_affiliation_string":"Universitat Politècnica de València, València, Spain","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044390347","display_name":"Julio Sahuquillo","orcid":"https://orcid.org/0000-0001-8630-4846"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Julio Sahuquillo","raw_affiliation_strings":["Universitat Politècnica de València, València, Spain"],"raw_orcid":"https://orcid.org/0000-0001-8630-4846","affiliations":[{"raw_affiliation_string":"Universitat Politècnica de València, València, Spain","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.54373484,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"37","issue":"7","first_page":"1503","last_page":"1515"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.3481000065803528,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.3481000065803528,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.34700000286102295,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.12639999389648438,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.4375999867916107},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.41499999165534973},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.31540000438690186},{"id":"https://openalex.org/keywords/server","display_name":"Server","score":0.2606000006198883}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8187999725341797},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.4375999867916107},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.41499999165534973},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3531000018119812},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33899998664855957},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.31540000438690186},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.28110000491142273},{"id":"https://openalex.org/C93996380","wikidata":"https://www.wikidata.org/wiki/Q44127","display_name":"Server","level":2,"score":0.2606000006198883},{"id":"https://openalex.org/C3020028006","wikidata":"https://www.wikidata.org/wiki/Q9158","display_name":"Electronic mail","level":2,"score":0.25870001316070557},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.25040000677108765}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tpds.2026.3688931","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tpds.2026.3688931","pdf_url":null,"source":{"id":"https://openalex.org/S97130795","display_name":"IEEE Transactions on Parallel and Distributed Systems","issn_l":"1045-9219","issn":["1045-9219","1558-2183","2161-9883"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Parallel and Distributed Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tpds.2026.3688931","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tpds.2026.3688931","pdf_url":null,"source":{"id":"https://openalex.org/S97130795","display_name":"IEEE Transactions on Parallel and Distributed Systems","issn_l":"1045-9219","issn":["1045-9219","1558-2183","2161-9883"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Parallel and Distributed Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-05-15T06:05:50.897203","created_date":"2026-05-05T00:00:00"}