{"id":"https://openalex.org/W7127096760","doi":"https://doi.org/10.1109/tpds.2026.3659817","title":"A 590-Nanosecond 757-Gbps FPGA Lossy Compressed Network","display_name":"A 590-Nanosecond 757-Gbps FPGA Lossy Compressed Network","publication_year":2026,"publication_date":"2026-02-02","ids":{"openalex":"https://openalex.org/W7127096760","doi":"https://doi.org/10.1109/tpds.2026.3659817"},"language":null,"primary_location":{"id":"doi:10.1109/tpds.2026.3659817","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tpds.2026.3659817","pdf_url":null,"source":{"id":"https://openalex.org/S97130795","display_name":"IEEE Transactions on Parallel and Distributed Systems","issn_l":"1045-9219","issn":["1045-9219","1558-2183","2161-9883"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Parallel and Distributed Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tpds.2026.3659817","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029236003","display_name":"Michihiro Koibuchi","orcid":"https://orcid.org/0000-0002-5790-6992"},"institutions":[{"id":"https://openalex.org/I184597095","display_name":"National Institute of Informatics","ror":"https://ror.org/04ksd4g47","country_code":"JP","type":"facility","lineage":["https://openalex.org/I1319490839","https://openalex.org/I184597095","https://openalex.org/I4210158934"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Michihiro Koibuchi","raw_affiliation_strings":["National Institute of Informatics, Chiyoda-ku, Japan"],"raw_orcid":"https://orcid.org/0000-0002-5790-6992","affiliations":[{"raw_affiliation_string":"National Institute of Informatics, Chiyoda-ku, Japan","institution_ids":["https://openalex.org/I184597095"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081391958","display_name":"Takumi Honda","orcid":"https://orcid.org/0000-0002-1572-4533"},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takumi Honda","raw_affiliation_strings":["Fujitsu Limited, Nakahara-ku, Japan"],"raw_orcid":"https://orcid.org/0009-0007-6056-0738","affiliations":[{"raw_affiliation_string":"Fujitsu Limited, Nakahara-ku, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041548002","display_name":"Naoto Fukumoto","orcid":"https://orcid.org/0000-0003-2103-881X"},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Naoto Fukumoto","raw_affiliation_strings":["Fujitsu Limited, Nakahara-ku, Japan"],"raw_orcid":"https://orcid.org/0000-0003-2103-881X","affiliations":[{"raw_affiliation_string":"Fujitsu Limited, Nakahara-ku, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090496070","display_name":"Shoichi Hirasawa","orcid":"https://orcid.org/0000-0002-3313-4158"},"institutions":[{"id":"https://openalex.org/I184597095","display_name":"National Institute of Informatics","ror":"https://ror.org/04ksd4g47","country_code":"JP","type":"facility","lineage":["https://openalex.org/I1319490839","https://openalex.org/I184597095","https://openalex.org/I4210158934"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shoichi Hirasawa","raw_affiliation_strings":["National Institute of Informatics, Chiyoda-ku, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Institute of Informatics, Chiyoda-ku, Japan","institution_ids":["https://openalex.org/I184597095"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102668696","display_name":"Koji Nakano","orcid":null},"institutions":[{"id":"https://openalex.org/I113306721","display_name":"Hiroshima University","ror":"https://ror.org/03t78wx29","country_code":"JP","type":"education","lineage":["https://openalex.org/I113306721"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koji Nakano","raw_affiliation_strings":["Graduate School of Advanced Science and Engineering, Hiroshima University, Higashihiroshima, Japan"],"raw_orcid":"https://orcid.org/0000-0002-2040-4032","affiliations":[{"raw_affiliation_string":"Graduate School of Advanced Science and Engineering, Hiroshima University, Higashihiroshima, Japan","institution_ids":["https://openalex.org/I113306721"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":{"value":2645,"currency":"USD","value_usd":2645},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06646639,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"37","issue":"4","first_page":"836","last_page":"848"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.37790000438690186,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.37790000438690186,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.12290000170469284,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.09910000115633011,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.6000999808311462},{"id":"https://openalex.org/keywords/lossy-compression","display_name":"Lossy compression","score":0.5698000192642212},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5485000014305115},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5149999856948853},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.46950000524520874},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.45159998536109924},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.3824000060558319},{"id":"https://openalex.org/keywords/remote-direct-memory-access","display_name":"Remote direct memory access","score":0.3637000024318695},{"id":"https://openalex.org/keywords/data-transmission","display_name":"Data transmission","score":0.36149999499320984}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8575999736785889},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.6000999808311462},{"id":"https://openalex.org/C165021410","wikidata":"https://www.wikidata.org/wiki/Q55564","display_name":"Lossy compression","level":2,"score":0.5698000192642212},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5485000014305115},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5149999856948853},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.46950000524520874},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.45159998536109924},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3935000002384186},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38440001010894775},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.3824000060558319},{"id":"https://openalex.org/C130795937","wikidata":"https://www.wikidata.org/wiki/Q2561570","display_name":"Remote direct memory access","level":2,"score":0.3637000024318695},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.36149999499320984},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.3398999869823456},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.33079999685287476},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3292999863624573},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.32829999923706055},{"id":"https://openalex.org/C81081738","wikidata":"https://www.wikidata.org/wiki/Q55542","display_name":"Lossless compression","level":3,"score":0.3278999924659729},{"id":"https://openalex.org/C200106649","wikidata":"https://www.wikidata.org/wiki/Q223683","display_name":"Transpose","level":3,"score":0.3269999921321869},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.3215000033378601},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.3138999938964844},{"id":"https://openalex.org/C101765175","wikidata":"https://www.wikidata.org/wiki/Q577764","display_name":"Communications system","level":2,"score":0.30480000376701355},{"id":"https://openalex.org/C25797200","wikidata":"https://www.wikidata.org/wiki/Q828137","display_name":"Compression ratio","level":3,"score":0.28040000796318054},{"id":"https://openalex.org/C193415008","wikidata":"https://www.wikidata.org/wiki/Q639681","display_name":"Network architecture","level":2,"score":0.2718999981880188},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.26739999651908875},{"id":"https://openalex.org/C123691950","wikidata":"https://www.wikidata.org/wiki/Q25552104","display_name":"Mesh networking","level":3,"score":0.2669999897480011},{"id":"https://openalex.org/C12269588","wikidata":"https://www.wikidata.org/wiki/Q132364","display_name":"Communications protocol","level":2,"score":0.2590000033378601},{"id":"https://openalex.org/C93996380","wikidata":"https://www.wikidata.org/wiki/Q44127","display_name":"Server","level":2,"score":0.25870001316070557},{"id":"https://openalex.org/C192126672","wikidata":"https://www.wikidata.org/wiki/Q1068715","display_name":"Telecommunications network","level":2,"score":0.257099986076355},{"id":"https://openalex.org/C103987645","wikidata":"https://www.wikidata.org/wiki/Q985806","display_name":"Network interface","level":3,"score":0.25519999861717224}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tpds.2026.3659817","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tpds.2026.3659817","pdf_url":null,"source":{"id":"https://openalex.org/S97130795","display_name":"IEEE Transactions on Parallel and Distributed Systems","issn_l":"1045-9219","issn":["1045-9219","1558-2183","2161-9883"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Parallel and Distributed Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tpds.2026.3659817","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tpds.2026.3659817","pdf_url":null,"source":{"id":"https://openalex.org/S97130795","display_name":"IEEE Transactions on Parallel and Distributed Systems","issn_l":"1045-9219","issn":["1045-9219","1558-2183","2161-9883"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Parallel and Distributed Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.48235684633255005}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1499782454","https://openalex.org/W2066886134","https://openalex.org/W2101094424","https://openalex.org/W2110455446","https://openalex.org/W2116433835","https://openalex.org/W2164030956","https://openalex.org/W2559305746","https://openalex.org/W2619524412","https://openalex.org/W2625759119","https://openalex.org/W2923014074","https://openalex.org/W2952966507","https://openalex.org/W2985435314","https://openalex.org/W2990314330","https://openalex.org/W3001686302","https://openalex.org/W3013726790","https://openalex.org/W3091097978","https://openalex.org/W3150001848","https://openalex.org/W3167252998","https://openalex.org/W3215516046","https://openalex.org/W4200048298","https://openalex.org/W4235644276","https://openalex.org/W4283011913","https://openalex.org/W4285503939","https://openalex.org/W4294641421","https://openalex.org/W4318692616","https://openalex.org/W4320483694","https://openalex.org/W4378976244","https://openalex.org/W4399282167","https://openalex.org/W4399694067","https://openalex.org/W4403211358","https://openalex.org/W4408886227"],"related_works":[],"abstract_inverted_index":{"Inter-FPGA":[0],"communication":[1,39,49,86,180],"bandwidth":[2,20,50,175],"has":[3],"become":[4],"a":[5,44,76,148,199],"limiting":[6],"factor":[7],"in":[8,87,178,198],"scaling":[9],"memory-intensive":[10],"workloads":[11],"on":[12,132,147],"FPGA-based":[13,71],"systems.":[14],"While":[15],"modern":[16],"FPGAs":[17],"integrate":[18],"high-":[19,77],"memory":[21,26],"(HBM)":[22],"to":[23,46,62,124,170],"increase":[24,47],"local":[25],"throughput,":[27],"network":[28,103,160],"interfaces":[29],"often":[30],"lag":[31],"behind,":[32],"creating":[33],"an":[34],"imbalance":[35],"between":[36],"computation":[37],"and":[38,66,111,127,139,162,183],"resources.":[40],"Data":[41],"compression":[42,80],"is":[43,122,145],"technique":[45],"effective":[48],"by":[51,105],"reducing":[52],"the":[53,64,94,194],"amount":[54],"of":[55,70,96,173,196],"data":[56,100,129],"transferred,":[57],"but":[58],"existing":[59],"solutions":[60],"struggle":[61],"meet":[63],"performance":[65],"operation":[67],"latency":[68,85],"requirements":[69],"platforms.":[72],"This":[73],"paper":[74],"presents":[75],"throughput":[78],"lossy":[79],"framework":[81],"that":[82],"enables":[83],"sub-microsecond":[84],"FPGA":[88,153,177],"clusters.":[89],"The":[90,142,166],"proposed":[91,143],"design":[92],"addresses":[93],"challenge":[95],"aligning":[97],"variable-length":[98],"compressed":[99],"with":[101,119,156],"fixed-width":[102],"channels":[104],"using":[106],"transpose":[107],"circuits,":[108],"memory-bank":[109],"reordering,":[110],"word-":[112],"wise":[113],"operations.":[114,181],"A":[115],"run-length":[116],"encoding":[117],"scheme":[118],"bounded":[120],"error":[121],"employed":[123],"compress":[125],"floating-point":[126],"fixed-point":[128],"without":[130],"relying":[131],"complex":[133],"fine-grained":[134],"bit-level":[135],"manipulations,":[136],"enabling":[137],"low-latency":[138],"scalable":[140],"implementation.":[141],"architecture":[144],"implemented":[146],"custom":[149],"Stratix":[150],"10":[151],"MX2100":[152],"card":[154],"equipped":[155],"eight":[157],"50":[158],"Gbps":[159,172],"ports":[161],"silicon":[163],"photonics":[164],"transceivers.":[165],"system":[167],"achieves":[168],"up":[169],"757":[171],"aggregate":[174],"per":[176],"collective":[179],"Compression":[182],"decompression":[184],"are":[185],"performed":[186],"within":[187],"590":[188],"ns":[189],"total":[190],"latency,":[191],"while":[192],"maintaining":[193],"quality":[195],"results":[197],"GradAllReduce":[200],"workload":[201],"for":[202],"deep":[203],"learning.":[204]},"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2026-02-03T00:00:00"}