{"id":"https://openalex.org/W4405179311","doi":"https://doi.org/10.1109/tpds.2024.3513416","title":"Fine-Grained QoS Control via Tightly-Coupled Bandwidth Monitoring and Regulation for FPGA-Based Heterogeneous SoCs","display_name":"Fine-Grained QoS Control via Tightly-Coupled Bandwidth Monitoring and Regulation for FPGA-Based Heterogeneous SoCs","publication_year":2024,"publication_date":"2024-12-09","ids":{"openalex":"https://openalex.org/W4405179311","doi":"https://doi.org/10.1109/tpds.2024.3513416"},"language":"en","primary_location":{"id":"doi:10.1109/tpds.2024.3513416","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tpds.2024.3513416","pdf_url":null,"source":{"id":"https://openalex.org/S97130795","display_name":"IEEE Transactions on Parallel and Distributed Systems","issn_l":"1045-9219","issn":["1045-9219","1558-2183","2161-9883"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Parallel and Distributed Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hdl.handle.net/11380/1369349","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061357672","display_name":"Giacomo Valente","orcid":"https://orcid.org/0000-0002-0155-3788"},"institutions":[{"id":"https://openalex.org/I26415053","display_name":"University of L'Aquila","ror":"https://ror.org/01j9p1r26","country_code":"IT","type":"education","lineage":["https://openalex.org/I26415053"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Giacomo Valente","raw_affiliation_strings":["DISIM Department, University of L&#x2019;Aquila, L&#x2019;Aquila, Italy","DISIM Department, University of L&#x0027;Aquila, L&#x0027;Aquila, Italy"],"affiliations":[{"raw_affiliation_string":"DISIM Department, University of L&#x2019;Aquila, L&#x2019;Aquila, Italy","institution_ids":["https://openalex.org/I26415053"]},{"raw_affiliation_string":"DISIM Department, University of L&#x0027;Aquila, L&#x0027;Aquila, Italy","institution_ids":["https://openalex.org/I26415053"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000278247","display_name":"Gianluca Brilli","orcid":"https://orcid.org/0000-0003-4387-5774"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianluca Brilli","raw_affiliation_strings":["Department of Physics, Informatics, and Mathematics, University of Modena and Reggio Emilia, Modena, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Physics, Informatics, and Mathematics, University of Modena and Reggio Emilia, Modena, Italy","institution_ids":["https://openalex.org/I122346577"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042545537","display_name":"Tania Di Mascio","orcid":"https://orcid.org/0000-0002-8069-1168"},"institutions":[{"id":"https://openalex.org/I26415053","display_name":"University of L'Aquila","ror":"https://ror.org/01j9p1r26","country_code":"IT","type":"education","lineage":["https://openalex.org/I26415053"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Tania Di Mascio","raw_affiliation_strings":["DISIM Department, University of L&#x2019;Aquila, L&#x2019;Aquila, Italy","DISIM Department, University of L&#x0027;Aquila, L&#x0027;Aquila, Italy"],"affiliations":[{"raw_affiliation_string":"DISIM Department, University of L&#x2019;Aquila, L&#x2019;Aquila, Italy","institution_ids":["https://openalex.org/I26415053"]},{"raw_affiliation_string":"DISIM Department, University of L&#x0027;Aquila, L&#x0027;Aquila, Italy","institution_ids":["https://openalex.org/I26415053"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023224638","display_name":"Alessandro Capotondi","orcid":"https://orcid.org/0000-0001-8705-0761"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Capotondi","raw_affiliation_strings":["Department of Physics, Informatics, and Mathematics, University of Modena and Reggio Emilia, Modena, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Physics, Informatics, and Mathematics, University of Modena and Reggio Emilia, Modena, Italy","institution_ids":["https://openalex.org/I122346577"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029053093","display_name":"Paolo Burgio","orcid":"https://orcid.org/0000-0003-1954-7201"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Burgio","raw_affiliation_strings":["Department of Physics, Informatics, and Mathematics, University of Modena and Reggio Emilia, Modena, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Physics, Informatics, and Mathematics, University of Modena and Reggio Emilia, Modena, Italy","institution_ids":["https://openalex.org/I122346577"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015054071","display_name":"Paolo Valente","orcid":"https://orcid.org/0000-0002-1842-4974"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Valente","raw_affiliation_strings":["Department of Physics, Informatics, and Mathematics, University of Modena and Reggio Emilia, Modena, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Physics, Informatics, and Mathematics, University of Modena and Reggio Emilia, Modena, Italy","institution_ids":["https://openalex.org/I122346577"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061145921","display_name":"Andrea Marongiu","orcid":"https://orcid.org/0000-0003-1010-4762"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Marongiu","raw_affiliation_strings":["Department of Physics, Informatics, and Mathematics, University of Modena and Reggio Emilia, Modena, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Physics, Informatics, and Mathematics, University of Modena and Reggio Emilia, Modena, Italy","institution_ids":["https://openalex.org/I122346577"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5061357672"],"corresponding_institution_ids":["https://openalex.org/I26415053"],"apc_list":null,"apc_paid":null,"fwci":3.5226,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.94348097,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":"36","issue":"2","first_page":"326","last_page":"340"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7511463165283203},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7059711217880249},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.612509548664093},{"id":"https://openalex.org/keywords/quality-of-service","display_name":"Quality of service","score":0.5225121974945068},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4088097810745239},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.31767159700393677}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7511463165283203},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7059711217880249},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.612509548664093},{"id":"https://openalex.org/C5119721","wikidata":"https://www.wikidata.org/wiki/Q220501","display_name":"Quality of service","level":2,"score":0.5225121974945068},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4088097810745239},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.31767159700393677}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tpds.2024.3513416","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tpds.2024.3513416","pdf_url":null,"source":{"id":"https://openalex.org/S97130795","display_name":"IEEE Transactions on Parallel and Distributed Systems","issn_l":"1045-9219","issn":["1045-9219","1558-2183","2161-9883"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Parallel and Distributed Systems","raw_type":"journal-article"},{"id":"pmh:oai:iris.unimore.it:11380/1369349","is_oa":true,"landing_page_url":"https://hdl.handle.net/11380/1369349","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:iris.unimore.it:11380/1369349","is_oa":true,"landing_page_url":"https://hdl.handle.net/11380/1369349","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W2034549250","https://openalex.org/W2039006298","https://openalex.org/W2115083135","https://openalex.org/W2122969894","https://openalex.org/W2230430964","https://openalex.org/W2321173057","https://openalex.org/W2344607722","https://openalex.org/W2518205541","https://openalex.org/W2798282005","https://openalex.org/W2895647491","https://openalex.org/W2952277226","https://openalex.org/W2996485093","https://openalex.org/W3000062206","https://openalex.org/W3011470274","https://openalex.org/W3032902986","https://openalex.org/W3034646868","https://openalex.org/W3038050102","https://openalex.org/W3087945586","https://openalex.org/W3092347650","https://openalex.org/W3104958651","https://openalex.org/W3182643845","https://openalex.org/W3205735531","https://openalex.org/W3205916498","https://openalex.org/W3207607731","https://openalex.org/W3214110204","https://openalex.org/W4200539379","https://openalex.org/W4212855062","https://openalex.org/W4224998093","https://openalex.org/W4252322519","https://openalex.org/W4280574017","https://openalex.org/W4281844706","https://openalex.org/W4283736405","https://openalex.org/W4285225823","https://openalex.org/W4385834018","https://openalex.org/W4386764684","https://openalex.org/W4399731225","https://openalex.org/W6786924267","https://openalex.org/W6799232404"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2316202402","https://openalex.org/W2074043759","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841"],"abstract_inverted_index":{"Commercial":[0],"embedded":[1],"systems":[2],"increasingly":[3],"rely":[4],"on":[5,17,90,110,240],"heterogeneous":[6,87,161],"architectures":[7],"that":[8,151,247],"integrate":[9],"general-purpose,":[10],"multi-core":[11],"processors,":[12],"and":[13,34,52,101,112],"various":[14,50],"hardware":[15,100,275],"accelerators":[16],"the":[18,23,40,56,67,72,76,84,94,117,129,139,191,195,219,241,267],"same":[19,41],"chip.":[20],"This":[21,145],"provides":[22],"high":[24],"performance":[25],"required":[26],"by":[27,169],"modern":[28],"applications":[29,98],"at":[30,39,49,55,200,218],"a":[31,171,201,223],"low":[32,35,203],"cost":[33],"power":[36],"consumption,":[37],"but":[38],"time":[42,65,198],"poses":[43],"new":[44],"challenges.":[45],"Hardware":[46],"resource":[47],"sharing":[48],"levels,":[51],"in":[53,62,93,159],"particular":[54],"main":[57,155],"memory":[58,156],"controller":[59],"level,":[60],"results":[61,238],"slower":[63],"execution":[64],"for":[66,142,230],"application":[68,196],"tasks,":[69],"ultimately":[70],"making":[71],"system":[73,167,268],"unpredictable":[74],"from":[75],"point":[77],"of":[78,80,86,96,116,194,211,265],"view":[79],"timing.":[81],"To":[82],"enable":[83],"adoption":[85],"systems-on-chip":[88],"(System":[89],"Chips":[91],"(SoCs))":[92],"domain":[95],"timing-critical":[97],"several":[99],"software":[102,259],"approaches":[103],"have":[104],"been":[105],"proposed,":[106],"bandwidth":[107,157,168,173,185,269,292],"regulation":[108,174,186,293],"based":[109],"monitoring":[111],"throttling":[113],"being":[114],"one":[115],"most":[118],"widely":[119],"adopted.":[120],"Existing":[121],"solutions,":[122],"however,":[123],"are":[124],"either":[125],"too":[126],"coarse-grained,":[127],"limiting":[128],"control":[130,154],"over":[131,197],"computing":[132],"engines":[133],"activities,":[134],"or":[135],"strongly":[136],"platform-dependent,":[137],"addressing":[138],"problem":[140],"only":[141],"specific":[143],"SoCs.":[144,162],"article":[146],"proposes":[147],"an":[148],"innovative":[149],"approach":[150,249],"can":[152],"accurately":[153],"usage":[158],"FPGA-based":[160,177,215,235],"In":[163],"particular,":[164],"it":[165,206,227],"controls":[166],"connecting":[170],"runtime":[172],"component":[175],"to":[176,188,190],"accelerators.":[178],"Our":[179],"solution":[180],"offers":[181],"dynamically":[182],"configurable,":[183],"fine-grained":[184],"\u2013":[187,199],"adapt":[189],"varying":[192],"requirements":[193],"very":[202],"overhead.":[204],"Furthermore,":[205],"is":[207,228,251,263],"entirely":[208],"platform-independent,":[209],"capable":[210,264],"integration":[212],"with":[213,233,290],"any":[214,234],"accelerator.":[216],"Developed":[217],"register-transfer":[220],"level":[221],"using":[222],"reference":[224],"SoC":[225],"platform,":[226],"designed":[229],"easy":[231],"compatibility":[232],"SoC.":[236],"Experimental":[237],"conducted":[239],"Xilinx":[242],"Zynq":[243],"UltraScale+":[244],"platform":[245],"demonstrate":[246],"our":[248],"(i)":[250],"more":[252,271],"than":[253,257,273],"<inline-formula><tex-math":[254],"notation=\"LaTeX\">$100\\times$</tex-math></inline-formula>":[255],"faster":[256],"loosely-coupled,":[258],"controlled":[260],"regulators;":[261],"(ii)":[262],"exploiting":[266],"28.7%":[270],"efficiently":[272],"tightly-coupled":[274],"regulators":[276],"(e.g.,":[277],"ARM":[278],"CoreLink":[279],"QoS-400,":[280],"where":[281],"available);":[282],"(iii)":[283],"enables":[284],"task":[285],"co-scheduling":[286],"solutions":[287],"not":[288],"feasible":[289],"state-of-the-art":[291],"methods.":[294]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":6}],"updated_date":"2026-03-14T08:43:22.919905","created_date":"2025-10-10T00:00:00"}