{"id":"https://openalex.org/W3170440210","doi":"https://doi.org/10.1109/tpds.2021.3085210","title":"DeTraS: Delaying Stores for Friendly-Fire Mitigation in Hardware Transactional Memory","display_name":"DeTraS: Delaying Stores for Friendly-Fire Mitigation in Hardware Transactional Memory","publication_year":2021,"publication_date":"2021-01-01","ids":{"openalex":"https://openalex.org/W3170440210","doi":"https://doi.org/10.1109/tpds.2021.3085210","mag":"3170440210"},"language":"en","primary_location":{"id":"doi:10.1109/tpds.2021.3085210","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tpds.2021.3085210","pdf_url":null,"source":{"id":"https://openalex.org/S97130795","display_name":"IEEE Transactions on Parallel and Distributed Systems","issn_l":"1045-9219","issn":["1045-9219","1558-2183","2161-9883"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Parallel and Distributed Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082812702","display_name":"Rub\u00e9n Titos-Gil","orcid":"https://orcid.org/0000-0002-9790-5011"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Ruben Titos-Gil","raw_affiliation_strings":["Deptartment de Ingenier\u00eda y Tecnolog\u00eda de Computadores, Universidad de Murcia, Murcia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Deptartment de Ingenier\u00eda y Tecnolog\u00eda de Computadores, Universidad de Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007711704","display_name":"Ricardo Fern\u00e1ndez\u2010Pascual","orcid":"https://orcid.org/0000-0002-2337-4369"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Ricardo Fernandez Pascual","raw_affiliation_strings":["Deptartment de Ingenier\u00eda y Tecnolog\u00eda de Computadores, Universidad de Murcia, Murcia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Deptartment de Ingenier\u00eda y Tecnolog\u00eda de Computadores, Universidad de Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073507304","display_name":"Alberto Ros","orcid":"https://orcid.org/0000-0001-5757-1064"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alberto Ros","raw_affiliation_strings":["Deptartment de Ingenier\u00eda y Tecnolog\u00eda de Computadores, Universidad de Murcia, Murcia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Deptartment de Ingenier\u00eda y Tecnolog\u00eda de Computadores, Universidad de Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010840475","display_name":"Manuel E. Acacio","orcid":"https://orcid.org/0000-0003-0935-4078"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Manuel E. Acacio","raw_affiliation_strings":["Deptartment de Ingenier\u00eda y Tecnolog\u00eda de Computadores, Universidad de Murcia, Murcia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Deptartment de Ingenier\u00eda y Tecnolog\u00eda de Computadores, Universidad de Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I80180929"],"apc_list":null,"apc_paid":null,"fwci":0.6077,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.69054002,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8221151828765869},{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.8134431838989258},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.6038869023323059},{"id":"https://openalex.org/keywords/commit","display_name":"Commit","score":0.5830371379852295},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.5449870228767395},{"id":"https://openalex.org/keywords/byte","display_name":"Byte","score":0.525874137878418},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.4643476605415344},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43406957387924194},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4236380159854889},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.41922345757484436},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.3685184419155121},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2482122778892517},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.1499861180782318}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8221151828765869},{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.8134431838989258},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.6038869023323059},{"id":"https://openalex.org/C153180980","wikidata":"https://www.wikidata.org/wiki/Q19776675","display_name":"Commit","level":2,"score":0.5830371379852295},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.5449870228767395},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.525874137878418},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.4643476605415344},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43406957387924194},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4236380159854889},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.41922345757484436},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.3685184419155121},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2482122778892517},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.1499861180782318},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tpds.2021.3085210","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tpds.2021.3085210","pdf_url":null,"source":{"id":"https://openalex.org/S97130795","display_name":"IEEE Transactions on Parallel and Distributed Systems","issn_l":"1045-9219","issn":["1045-9219","1558-2183","2161-9883"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Parallel and Distributed Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7599999904632568,"id":"https://metadata.un.org/sdg/10","display_name":"Reduced inequalities"}],"awards":[{"id":"https://openalex.org/G2407313608","display_name":"Extending Coherence for Hardware-Driven Optimizations in Multicore Architectures","funder_award_id":"819134","funder_id":"https://openalex.org/F4320338335","funder_display_name":"H2020 European Research Council"},{"id":"https://openalex.org/G3088267736","display_name":null,"funder_award_id":"RTI2018-098156-B-C53","funder_id":"https://openalex.org/F4320315062","funder_display_name":"Ministerio de Ciencia, Innovaci\u00f3n y Universidades"},{"id":"https://openalex.org/G4263758325","display_name":null,"funder_award_id":"ERC2018-092826","funder_id":"https://openalex.org/F4320338335","funder_display_name":"H2020 European Research Council"}],"funders":[{"id":"https://openalex.org/F4320315062","display_name":"Ministerio de Ciencia, Innovaci\u00f3n y Universidades","ror":null},{"id":"https://openalex.org/F4320338335","display_name":"H2020 European Research Council","ror":"https://ror.org/0472cxd90"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1979330015","https://openalex.org/W2000729559","https://openalex.org/W2005064465","https://openalex.org/W2035716191","https://openalex.org/W2038974501","https://openalex.org/W2040490564","https://openalex.org/W2043255549","https://openalex.org/W2057769886","https://openalex.org/W2083726905","https://openalex.org/W2105772643","https://openalex.org/W2110710544","https://openalex.org/W2117902492","https://openalex.org/W2120142006","https://openalex.org/W2135026800","https://openalex.org/W2138476373","https://openalex.org/W2140043135","https://openalex.org/W2141758526","https://openalex.org/W2147657366","https://openalex.org/W2149473197","https://openalex.org/W2161733081","https://openalex.org/W2163654949","https://openalex.org/W2164686985","https://openalex.org/W2168291305","https://openalex.org/W2169656512","https://openalex.org/W2316531414","https://openalex.org/W2567569525","https://openalex.org/W2572582730","https://openalex.org/W2792782933","https://openalex.org/W2983209397","https://openalex.org/W3152011683","https://openalex.org/W4232862813"],"related_works":["https://openalex.org/W2301426996","https://openalex.org/W1754753007","https://openalex.org/W2364921833","https://openalex.org/W2385146268","https://openalex.org/W1596201972","https://openalex.org/W1967954938","https://openalex.org/W2053888684","https://openalex.org/W2346989286","https://openalex.org/W2108204150","https://openalex.org/W4246251632"],"abstract_inverted_index":{"Commercial":[0],"Hardware":[1],"Transactional":[2,49],"Memory":[3],"(HTM)":[4],"systems":[5,109],"are":[6],"best-effort":[7],"designs":[8],"that":[9,67,102,178],"leverage":[10],"the":[11,23,27,65,90,104,121,138,145,149,157,160],"coherence":[12,150],"substrate":[13],"to":[14,38,79,84,110,127,191],"detect":[15],"conflicts":[16,19],"eagerly.":[17],"Resolving":[18],"in":[20,89,114,182],"favor":[21],"of":[22,64,106,116,124,140,159,163,169,186],"requesting":[24],"core":[25],"is":[26,36],"simplest":[28],"option":[29],"for":[30],"ensuring":[31],"deadlock":[32],"freedom,":[33],"yet":[34],"it":[35,78],"prone":[37],"livelocks.":[39,60],"In":[40],"this":[41],"work,":[42],"we":[43,97,176],"propose":[44,98],"and":[45,76],"evaluate":[46],"DeTraS":[47,61,136,179],"(Delayed":[48],"Stores),":[50],"an":[51,192],"HTM-aware":[52],"store":[53,74],"buffer":[54],"design":[55,101],"aimed":[56],"at":[57],"mitigating":[58],"such":[59],"takes":[62],"advantage":[63],"fact":[66],"modern":[68],"commercial":[69],"processors":[70],"implement":[71],"a":[72,99,170],"large":[73],"buffer,":[75],"uses":[77],"prevent":[80],"transactional":[81],"stores":[82],"predicted":[83],"conflict":[85,142],"from":[86],"performing":[87],"early":[88],"transaction.":[91],"By":[92],"leveraging":[93],"existing":[94],"processor":[95],"structures,":[96],"simple":[100],"improves":[103],"ability":[105],"requester-wins":[107],"HTM":[108],"achieve":[111],"forward":[112],"progress":[113],"spite":[115],"high":[117],"contention":[118],"while":[119],"side-stepping":[120],"performance":[122],"penalty":[123],"falling":[125],"back":[126],"mutual":[128],"exclusion.":[129],"With":[130],"just":[131],"over":[132],"50":[133],"extra":[134],"bytes,":[135],"captures":[137],"advantages":[139],"lazy":[141],"management":[143],"without":[144],"complexity":[146],"brought":[147],"into":[148],"fabric":[151],"by":[152],"commit":[153],"arbitration":[154],"schemes":[155],"nor":[156],"relaxation":[158],"single-writer":[161],"invariant":[162],"prior":[164],"works.":[165],"Through":[166],"detailed":[167],"simulations":[168],"16-core":[171],"tiled":[172],"CMP":[173],"using":[174],"gem5,":[175],"demonstrate":[177],"brings":[180],"reductions":[181],"average":[183],"execution":[184],"time":[185],"25":[187],"percent":[188],"when":[189],"compared":[190],"Intel":[193],"RTM-like":[194],"design.":[195]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}