{"id":"https://openalex.org/W2615669501","doi":"https://doi.org/10.1109/tpds.2017.2705125","title":"HL-PCM: MLC PCM Main Memory with Accelerated Read","display_name":"HL-PCM: MLC PCM Main Memory with Accelerated Read","publication_year":2017,"publication_date":"2017-05-17","ids":{"openalex":"https://openalex.org/W2615669501","doi":"https://doi.org/10.1109/tpds.2017.2705125","mag":"2615669501"},"language":"en","primary_location":{"id":"doi:10.1109/tpds.2017.2705125","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tpds.2017.2705125","pdf_url":null,"source":{"id":"https://openalex.org/S97130795","display_name":"IEEE Transactions on Parallel and Distributed Systems","issn_l":"1045-9219","issn":["1045-9219","1558-2183","2161-9883"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Parallel and Distributed Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103253382","display_name":"Mohammad Arjomand","orcid":"https://orcid.org/0000-0003-1213-7349"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammad Arjomand","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Pennsylvania State University, PA"],"raw_orcid":"https://orcid.org/0000-0003-1213-7349","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Pennsylvania State University, PA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084490632","display_name":"Amin Jadidi","orcid":"https://orcid.org/0000-0002-6208-4540"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amin Jadidi","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Pennsylvania State University, PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Pennsylvania State University, PA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007116603","display_name":"Mahmut Kandemir","orcid":"https://orcid.org/0000-0002-9940-9951"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mahmut T. Kandemir","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Pennsylvania State University, PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Pennsylvania State University, PA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033253809","display_name":"Anand Sivasubramaniam","orcid":"https://orcid.org/0000-0001-6173-687X"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anand Sivasubramaniam","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Pennsylvania State University, PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Pennsylvania State University, PA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054027488","display_name":"Chita R. Das","orcid":"https://orcid.org/0000-0002-4746-7578"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chita R. Das","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Pennsylvania State University, PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Pennsylvania State University, PA","institution_ids":["https://openalex.org/I130769515"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6184,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.84488715,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"28","issue":"11","first_page":"3188","last_page":"3200"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8473653197288513},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.689636766910553},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.6439999341964722},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6265156269073486},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5612061023712158},{"id":"https://openalex.org/keywords/reading","display_name":"Reading (process)","score":0.5322933793067932},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.5272171497344971},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5269031524658203},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5116944313049316},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4532531201839447},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44797438383102417},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.44502967596054077},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4377535581588745},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.42901045083999634},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.427262544631958},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4270588159561157},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41952648758888245},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.41790351271629333},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4160061478614807},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3984009623527527},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.24491548538208008}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8473653197288513},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.689636766910553},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6439999341964722},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6265156269073486},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5612061023712158},{"id":"https://openalex.org/C554936623","wikidata":"https://www.wikidata.org/wiki/Q199657","display_name":"Reading (process)","level":2,"score":0.5322933793067932},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.5272171497344971},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5269031524658203},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5116944313049316},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4532531201839447},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44797438383102417},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.44502967596054077},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4377535581588745},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.42901045083999634},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.427262544631958},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4270588159561157},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41952648758888245},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.41790351271629333},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4160061478614807},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3984009623527527},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.24491548538208008},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tpds.2017.2705125","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tpds.2017.2705125","pdf_url":null,"source":{"id":"https://openalex.org/S97130795","display_name":"IEEE Transactions on Parallel and Distributed Systems","issn_l":"1045-9219","issn":["1045-9219","1558-2183","2161-9883"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Parallel and Distributed Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/4","display_name":"Quality Education","score":0.4699999988079071}],"awards":[{"id":"https://openalex.org/G4257531402","display_name":null,"funder_award_id":"1629915","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G4679708756","display_name":null,"funder_award_id":"1526750","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5050430750","display_name":null,"funder_award_id":"1439021","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5671061816","display_name":null,"funder_award_id":"1302557","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5814735107","display_name":null,"funder_award_id":"1302225","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7045959657","display_name":null,"funder_award_id":"1629129","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G8137092113","display_name":null,"funder_award_id":"1213052","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":52,"referenced_works":["https://openalex.org/W1504046403","https://openalex.org/W1970212162","https://openalex.org/W1978085294","https://openalex.org/W1983826793","https://openalex.org/W1993099545","https://openalex.org/W2001770111","https://openalex.org/W2009711341","https://openalex.org/W2010202670","https://openalex.org/W2010795939","https://openalex.org/W2035429180","https://openalex.org/W2041588416","https://openalex.org/W2047684617","https://openalex.org/W2082437541","https://openalex.org/W2083383375","https://openalex.org/W2092291350","https://openalex.org/W2094043668","https://openalex.org/W2102449048","https://openalex.org/W2104305170","https://openalex.org/W2105102111","https://openalex.org/W2108534683","https://openalex.org/W2115172404","https://openalex.org/W2118668731","https://openalex.org/W2119473230","https://openalex.org/W2120635877","https://openalex.org/W2123306627","https://openalex.org/W2123728009","https://openalex.org/W2124632665","https://openalex.org/W2131081741","https://openalex.org/W2135675903","https://openalex.org/W2143104608","https://openalex.org/W2144154231","https://openalex.org/W2144518192","https://openalex.org/W2160428323","https://openalex.org/W2164264749","https://openalex.org/W2165284728","https://openalex.org/W2165697076","https://openalex.org/W2166620913","https://openalex.org/W2169370030","https://openalex.org/W2287493673","https://openalex.org/W2415638173","https://openalex.org/W2538815922","https://openalex.org/W2545613065","https://openalex.org/W4233126450","https://openalex.org/W4240569795","https://openalex.org/W4243824582","https://openalex.org/W4247787189","https://openalex.org/W4285719527","https://openalex.org/W6630265792","https://openalex.org/W6650782839","https://openalex.org/W6652786376","https://openalex.org/W6684357289","https://openalex.org/W6695900939"],"related_works":["https://openalex.org/W3108993429","https://openalex.org/W2534610203","https://openalex.org/W1569262345","https://openalex.org/W2782503170","https://openalex.org/W2587873888","https://openalex.org/W2041174925","https://openalex.org/W1975698617","https://openalex.org/W1982632559","https://openalex.org/W2044064773","https://openalex.org/W2047684617"],"abstract_inverted_index":{"Multi-Level":[0],"Cell":[1],"Phase":[2],"Change":[3],"Memory":[4],"(MLC":[5],"PCM)":[6],"is":[7,97,105,192],"a":[8,89,113,128,141,156,258],"promising":[9],"candidate":[10],"technology":[11,31],"for":[12,88],"DRAM":[13],"replacement":[14],"in":[15,57,121,135,218,257],"main":[16,219],"memory":[17,115,130,142,188,204,232,252],"of":[18,22,47,140,148],"modern":[19],"computers.":[20],"Despite":[21],"its":[23,93,101,166],"high":[24,53],"density":[25],"and":[26,37,60,181,194,238,254],"low":[27],"power":[28],"advantages,":[29],"this":[30,50,69,119],"seriously":[32],"suffers":[33],"from":[34,80],"slow":[35,48],"read":[36,54],"write":[38],"operations.":[39],"While":[40],"prior":[41],"works":[42],"extensively":[43],"studied":[44],"the":[45,74,133,145,149,153,160,170,174,187,206,226,230],"problem":[46,56],"write,":[49],"paper":[51],"targets":[52],"latency":[55,234],"MLC":[58,82,123],"PCM":[59,111,255],"introduces":[61],"an":[62,81],"architecture":[63,116],"mechanism":[64],"to":[65,126,132,144,159,183,196],"overcome":[66],"it.":[67],"To":[68],"end,":[70],"we":[71],"rely":[72],"on":[73,168,245],"fact":[75],"that":[76,117,225],"reading":[77,92,100,122],"different":[78,85,136],"bits":[79],"cell":[83],"takes":[84],"latencies,":[86],"i.e.,":[87,198],"2-bit":[90],"MLC,":[91],"Most-Significant":[94],"Bit":[95],"(MSB)":[96],"fast,":[98],"while":[99,173,247],"Least-Significant":[102],"Bits":[103],"(LSBs)":[104],"slower.":[106],"We":[107],"then":[108],"propose":[109],"Half-Line":[110],"(HL-PCM),":[112],"novel":[114],"leverages":[118],"non-uniformity":[120],"PCM's":[124],"content":[125],"send":[127],"requested":[129,155],"block":[131,143],"processor":[134,146,154],"cycles-it":[137],"sends":[138],"half":[139,176],"ahead":[147],"other":[150,175],"half.":[151],"If":[152],"word":[157],"belonging":[158],"first":[161,171],"half,":[162,172],"it":[163,199],"can":[164],"resume":[165],"execution":[167,240],"receiving":[169],"has":[177],"not":[178],"sent":[179],"yet":[180],"scheduled":[182],"be":[184],"received":[185],"by":[186,235,242],"controller":[189,253],"later.":[190],"HL-PCM":[191],"easy":[193],"simple":[195],"implement,":[197],"needs":[200],"minor":[201],"modifications":[202],"at":[203,209,251],"controller,":[205],"search/evict":[207],"policies":[208],"last":[210],"level":[211],"cache,":[212],"as":[213,215],"well":[214],"data":[216],"layout":[217],"memory.":[220],"Our":[221],"experimental":[222],"results":[223],"show":[224],"proposed":[227],"design":[228],"improves":[229],"average":[231],"access":[233],"33-43":[236],"percent":[237],"program's":[239],"time":[241],"23":[243],"percent,":[244],"average,":[246],"incurring":[248],"negligible":[249],"overhead":[250],"DIMM,":[256],"16-core":[259],"chip":[260],"multiprocessor":[261],"(CMP)":[262],"running":[263],"memory-intensive":[264],"benchmarks.":[265]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":5}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}