{"id":"https://openalex.org/W2042584794","doi":"https://doi.org/10.1109/tpds.2015.2390631","title":"MACS: A Highly Customizable Low-Latency Communication Architecture","display_name":"MACS: A Highly Customizable Low-Latency Communication Architecture","publication_year":2015,"publication_date":"2015-01-12","ids":{"openalex":"https://openalex.org/W2042584794","doi":"https://doi.org/10.1109/tpds.2015.2390631","mag":"2042584794"},"language":"en","primary_location":{"id":"doi:10.1109/tpds.2015.2390631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tpds.2015.2390631","pdf_url":null,"source":{"id":"https://openalex.org/S97130795","display_name":"IEEE Transactions on Parallel and Distributed Systems","issn_l":"1045-9219","issn":["1045-9219","1558-2183","2161-9883"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Parallel and Distributed Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100708375","display_name":"Rohit Kumar","orcid":"https://orcid.org/0000-0002-9670-0671"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rohit Kumar","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC), University of Florida, Gainesville, FL, 32611 USA"],"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), University of Florida, Gainesville, FL, 32611 USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102928781","display_name":"Ross Gordon","orcid":"https://orcid.org/0000-0003-1034-8695"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ann Gordon-Ross","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC), University of Florida, Gainesville, FL, 32611 USA"],"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), University of Florida, Gainesville, FL, 32611 USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100708375"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":1.0511,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.80464951,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"27","issue":"1","first_page":"237","last_page":"249"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8827642202377319},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6099006533622742},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5295088291168213},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5008668899536133},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4966357350349426},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4458087384700775},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.4277116060256958},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40970343351364136},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.39896246790885925}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8827642202377319},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6099006533622742},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5295088291168213},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5008668899536133},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4966357350349426},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4458087384700775},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.4277116060256958},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40970343351364136},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.39896246790885925},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tpds.2015.2390631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tpds.2015.2390631","pdf_url":null,"source":{"id":"https://openalex.org/S97130795","display_name":"IEEE Transactions on Parallel and Distributed Systems","issn_l":"1045-9219","issn":["1045-9219","1558-2183","2161-9883"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Parallel and Distributed Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G1768413884","display_name":null,"funder_award_id":"IIP-1161022","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G3425669830","display_name":null,"funder_award_id":"EEC-0642422","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1484820186","https://openalex.org/W1501077214","https://openalex.org/W1939228150","https://openalex.org/W1946139549","https://openalex.org/W2015634062","https://openalex.org/W2030056177","https://openalex.org/W2072970559","https://openalex.org/W2081883574","https://openalex.org/W2089155985","https://openalex.org/W2091518118","https://openalex.org/W2108008848","https://openalex.org/W2111927499","https://openalex.org/W2120538858","https://openalex.org/W2121856707","https://openalex.org/W2123184444","https://openalex.org/W2128087858","https://openalex.org/W2129661749","https://openalex.org/W2134224006","https://openalex.org/W2140196014","https://openalex.org/W2144298857","https://openalex.org/W2151491092","https://openalex.org/W2152099665","https://openalex.org/W2157985422","https://openalex.org/W2160642395","https://openalex.org/W2161120238","https://openalex.org/W2162944278","https://openalex.org/W2163590199","https://openalex.org/W2165418732","https://openalex.org/W2167183985","https://openalex.org/W2168082067","https://openalex.org/W2170612559","https://openalex.org/W2170846973","https://openalex.org/W2344544995","https://openalex.org/W2536093955","https://openalex.org/W3141381378","https://openalex.org/W3151912882","https://openalex.org/W3169463464","https://openalex.org/W4247438847"],"related_works":["https://openalex.org/W2393741509","https://openalex.org/W2019683599","https://openalex.org/W121182129","https://openalex.org/W3010619501","https://openalex.org/W2161995522","https://openalex.org/W4863605","https://openalex.org/W2390899382","https://openalex.org/W4285287318","https://openalex.org/W2784141701","https://openalex.org/W1978899622"],"abstract_inverted_index":{"Networks-on-chips":[0],"(NoCs)":[1],"are":[2,31],"an":[3,130],"increasingly":[4],"popular":[5],"communication":[6,25,40,53,102],"infrastructure":[7],"in":[8,149,159,171,182],"single":[9],"chip":[10],"VLSI":[11],"design":[12,45,97],"for":[13,33],"enhancing":[14,94],"parallelism":[15],"and":[16,36,51,84,93,112,115,127,176,199],"system":[17,49],"scalability.":[18],"Processing":[19],"elements":[20],"(PEs)":[21],"connect":[22],"to":[23,88,120,139,146,156,167,178],"a":[24,104,113,144,154,168,179],"topology":[26],"via":[27],"NoC":[28,43,61,72,96],"switches,":[29],"which":[30],"responsible":[32],"runtime":[34],"establishment":[35],"management":[37],"of":[38,129,133],"inter-PE":[39,101],"channels.":[41],"Since":[42],"switch":[44,62,73],"directly":[46],"affects":[47],"overall":[48],"performance":[50,128],"exploited":[52],"parallelism,":[54],"much":[55],"previous":[56,89,140],"work":[57],"focused":[58],"on":[59],"efficient":[60],"design.":[63],"In":[64],"this":[65],"paper,":[66],"we":[67,186],"present":[68],"MACS-a":[69],"highly":[70],"parametric":[71],"architecture":[74],"that":[75,137],"provides":[76],"reduced":[77],"data":[78],"transfer":[79],"latency,":[80,153,165],"increased":[81],"designer":[82],"flexibility,":[83],"scalability":[85],"as":[86],"compared":[87,138],"architectures":[90],"by":[91],"combining":[92],"several":[95],"strategies.":[98],"MACS":[99,142],"enhances":[100],"using":[103,194],"circuit":[105],"switching":[106],"technique":[107],"with":[108],"minimal":[109],"adaptive":[110],"routing":[111],"simple":[114],"fair":[116],"path":[117],"resolution":[118],"algorithm":[119],"maximize":[121],"bandwidth":[122,183],"utilization.":[123,184],"We":[124],"evaluate":[125],"area":[126,160],"FPGA":[131],"implementation":[132],"MACS,":[134],"and,":[135],"show":[136],"work,":[141],"offers":[143],"2\u00d7":[145,157],"7\u00d7":[147],"decrease":[148],"average":[150,163,190],"channel":[151,191],"setup":[152,192],"1.7\u00d7":[155],"reduction":[158],"requirements,":[161],"similar":[162],"packet":[164],"up":[166,177],"6\u00d7":[169],"increase":[170,181],"the":[172],"network":[173,196],"saturation":[174],"point,":[175],"1.4\u00d7":[180],"Additionally,":[185],"illustrate":[187],"MACS's":[188],"low":[189],"latency":[193],"six":[195],"traffic":[197],"patterns":[198],"eight":[200],"parallel":[201],"JPEG":[202],"decompression":[203],"core":[204],"trace":[205],"simulations.":[206]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}