{"id":"https://openalex.org/W2124583192","doi":"https://doi.org/10.1109/tnn.2002.1000139","title":"Competitive learning with floating-gate circuits","display_name":"Competitive learning with floating-gate circuits","publication_year":2002,"publication_date":"2002-05-01","ids":{"openalex":"https://openalex.org/W2124583192","doi":"https://doi.org/10.1109/tnn.2002.1000139","mag":"2124583192","pmid":"https://pubmed.ncbi.nlm.nih.gov/18244469"},"language":"en","primary_location":{"id":"doi:10.1109/tnn.2002.1000139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tnn.2002.1000139","pdf_url":null,"source":{"id":"https://openalex.org/S42080949","display_name":"IEEE Transactions on Neural Networks","issn_l":"1045-9227","issn":["1045-9227","1941-0093"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Neural Networks","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","pubmed"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061246300","display_name":"Daniel Hsu","orcid":"https://orcid.org/0000-0002-3495-7113"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]},{"id":"https://openalex.org/I4210138199","display_name":"University of Washington Applied Physics Laboratory","ror":"https://ror.org/03d17d270","country_code":"US","type":"facility","lineage":["https://openalex.org/I201448701","https://openalex.org/I4210138199"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Hsu","raw_affiliation_strings":["Dept. of Comput. Sci. and Eng., Washington Univ., Seattle, WA","Dept. of Comput. Sci. & Eng., Washington Univ., Seattle, WA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Comput. Sci. and Eng., Washington Univ., Seattle, WA","institution_ids":["https://openalex.org/I201448701","https://openalex.org/I4210138199"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Washington Univ., Seattle, WA, USA#TAB#","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044765327","display_name":"Miguel Figueroa","orcid":"https://orcid.org/0000-0002-5033-432X"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Figueroa","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Washington, Seattle, WA, USA","Dept. of Comput. Sci. & Eng., Washington Univ., Seattle, WA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Washington Univ., Seattle, WA, USA#TAB#","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020745504","display_name":"C. Diorio","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Diorio","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Washington, Seattle, WA, USA","Dept. of Comput. Sci. & Eng., Washington Univ., Seattle, WA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Washington Univ., Seattle, WA, USA#TAB#","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":14.1533,"has_fulltext":false,"cited_by_count":380,"citation_normalized_percentile":{"value":0.99194991,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":100},"biblio":{"volume":"13","issue":"3","first_page":"732","last_page":"744"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12676","display_name":"Machine Learning and ELM","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10500","display_name":"Sparse and Compressive Sensing Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6992325782775879},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.5975624918937683},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5964491963386536},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5672802925109863},{"id":"https://openalex.org/keywords/competitive-learning","display_name":"Competitive learning","score":0.5356068015098572},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.529619038105011},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5222626328468323},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5183271169662476},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4616592824459076},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40526968240737915},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.4011009633541107},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39638233184814453},{"id":"https://openalex.org/keywords/deep-learning","display_name":"Deep learning","score":0.31590187549591064},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2980736196041107},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19593492150306702},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16281166672706604},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0982292890548706}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6992325782775879},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.5975624918937683},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5964491963386536},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5672802925109863},{"id":"https://openalex.org/C120822770","wikidata":"https://www.wikidata.org/wiki/Q5156355","display_name":"Competitive learning","level":3,"score":0.5356068015098572},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.529619038105011},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5222626328468323},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5183271169662476},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4616592824459076},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40526968240737915},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.4011009633541107},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39638233184814453},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.31590187549591064},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2980736196041107},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19593492150306702},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16281166672706604},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0982292890548706},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tnn.2002.1000139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tnn.2002.1000139","pdf_url":null,"source":{"id":"https://openalex.org/S42080949","display_name":"IEEE Transactions on Neural Networks","issn_l":"1045-9227","issn":["1045-9227","1941-0093"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Neural Networks","raw_type":"journal-article"},{"id":"pmid:18244469","is_oa":false,"landing_page_url":"https://pubmed.ncbi.nlm.nih.gov/18244469","pdf_url":null,"source":{"id":"https://openalex.org/S4306525036","display_name":"PubMed","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1299303238","host_organization_name":"National Institutes of Health","host_organization_lineage":["https://openalex.org/I1299303238"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE transactions on neural networks","raw_type":null},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.8.8503","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.8.8503","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.washington.edu/people/faculty/diorio/Publications/CoAuthJournalPapers/Other/itnn02.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1484587076","https://openalex.org/W1524805076","https://openalex.org/W1525254668","https://openalex.org/W1536929369","https://openalex.org/W1554663460","https://openalex.org/W1569813253","https://openalex.org/W1586504780","https://openalex.org/W1817267028","https://openalex.org/W1980584607","https://openalex.org/W2001518346","https://openalex.org/W2002919652","https://openalex.org/W2040463855","https://openalex.org/W2090505479","https://openalex.org/W2097863906","https://openalex.org/W2113435929","https://openalex.org/W2115205246","https://openalex.org/W2116905890","https://openalex.org/W2127799993","https://openalex.org/W2131188578","https://openalex.org/W2139016795","https://openalex.org/W2144325744","https://openalex.org/W2162921217","https://openalex.org/W2167850060","https://openalex.org/W2169207244","https://openalex.org/W2735257755","https://openalex.org/W3016210511","https://openalex.org/W3017143921","https://openalex.org/W3149461773","https://openalex.org/W4237222446","https://openalex.org/W4285719527","https://openalex.org/W4388297464","https://openalex.org/W6628838641","https://openalex.org/W6674546347","https://openalex.org/W6677157176","https://openalex.org/W6677221634","https://openalex.org/W6685331166","https://openalex.org/W6921331664"],"related_works":["https://openalex.org/W4293114473","https://openalex.org/W1506367252","https://openalex.org/W3210903312","https://openalex.org/W2058578547","https://openalex.org/W2000290680","https://openalex.org/W2886813482","https://openalex.org/W2013781131","https://openalex.org/W57356687","https://openalex.org/W2136187879","https://openalex.org/W2940351376"],"abstract_inverted_index":{"Competitive":[0],"learning":[1],"is":[2,47],"a":[3,33,71,83,103,118],"general":[4,84,104],"technique":[5],"for":[6,52],"training":[7],"clustering":[8,105],"and":[9,40,42],"classification":[10],"networks.":[11,55],"We":[12,56,80,107],"have":[13],"developed":[14],"an":[15,22,48],"11-transistor":[16],"silicon":[17,28,72],"circuit,":[18,25],"that":[19,26,75],"we":[20,69,92],"term":[21],"automaximizing":[23,63,89],"bump":[24,64,90],"uses":[27],"physics":[29],"to":[30],"naturally":[31],"implement":[32],"similarity":[34],"computation,":[35],"local":[36],"adaptation,":[37],"simultaneous":[38],"adaptation":[39],"computation":[41],"nonvolatile":[43],"storage.":[44],"This":[45],"circuit":[46,74],"ideal":[49],"building":[50],"block":[51],"constructing":[53],"competitive-learning":[54,73],"illustrate":[57,82],"the":[58,62,88,94],"adaptive":[59],"nature":[60],"of":[61,96],"in":[65,117],"two":[66],"ways.":[67],"First,":[68],"demonstrate":[70],"clusters":[76],"one-dimensional":[77],"(1-D)":[78],"data.":[79],"then":[81],"architecture":[85],"based":[86],"on":[87,102],"circuit;":[91],"show":[93],"effectiveness":[95],"this":[97],"architecture,":[98],"via":[99],"software":[100],"simulation,":[101],"task.":[106],"corroborate":[108],"our":[109],"analysis":[110],"with":[111],"experimental":[112],"data":[113],"from":[114],"circuits":[115],"fabricated":[116],"0.35-mum":[119],"CMOS":[120],"process.":[121]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":11},{"year":2020,"cited_by_count":15},{"year":2019,"cited_by_count":18},{"year":2018,"cited_by_count":19},{"year":2017,"cited_by_count":17},{"year":2016,"cited_by_count":15},{"year":2015,"cited_by_count":20},{"year":2014,"cited_by_count":29},{"year":2013,"cited_by_count":21},{"year":2012,"cited_by_count":26}],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2025-10-10T00:00:00"}