{"id":"https://openalex.org/W4385575061","doi":"https://doi.org/10.1109/tim.2023.3301891","title":"An Efficient Implementation Approach to FFT Processor for Spectral Analysis","display_name":"An Efficient Implementation Approach to FFT Processor for Spectral Analysis","publication_year":2023,"publication_date":"2023-01-01","ids":{"openalex":"https://openalex.org/W4385575061","doi":"https://doi.org/10.1109/tim.2023.3301891"},"language":"en","primary_location":{"id":"doi:10.1109/tim.2023.3301891","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tim.2023.3301891","pdf_url":null,"source":{"id":"https://openalex.org/S10892749","display_name":"IEEE Transactions on Instrumentation and Measurement","issn_l":"0018-9456","issn":["0018-9456","1557-9662"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Instrumentation and Measurement","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064462505","display_name":"Jinti Hazarika","orcid":"https://orcid.org/0000-0002-0134-6332"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jinti Hazarika","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, Indian Institute of Technology Guwahati, Guwahati, India"],"raw_orcid":"https://orcid.org/0000-0002-0134-6332","affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, Indian Institute of Technology Guwahati, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013413433","display_name":"Mohd. Tasleem Khan","orcid":"https://orcid.org/0000-0001-6106-1534"},"institutions":[{"id":"https://openalex.org/I189109744","display_name":"Indian Institute of Technology Dhanbad","ror":"https://ror.org/013v3cc28","country_code":"IN","type":"education","lineage":["https://openalex.org/I189109744"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mohd. Tasleem Khan","raw_affiliation_strings":["Department of Electronics, Indian Institute of Technology Dhanbad, Dhanbad, India"],"raw_orcid":"https://orcid.org/0000-0001-6106-1534","affiliations":[{"raw_affiliation_string":"Department of Electronics, Indian Institute of Technology Dhanbad, Dhanbad, India","institution_ids":["https://openalex.org/I189109744"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087714151","display_name":"Shaik Rafi Ahamed","orcid":"https://orcid.org/0000-0003-1617-2299"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shaik Rafi Ahamed","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, Indian Institute of Technology Guwahati, Guwahati, India"],"raw_orcid":"https://orcid.org/0000-0003-1617-2299","affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, Indian Institute of Technology Guwahati, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072118111","display_name":"Harshal B. Nemade","orcid":"https://orcid.org/0000-0002-4792-8979"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Harshal B. Nemade","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, Indian Institute of Technology Guwahati, Guwahati, India"],"raw_orcid":"https://orcid.org/0000-0002-4792-8979","affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, Indian Institute of Technology Guwahati, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0251,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.73304161,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"72","issue":null,"first_page":"1","last_page":"13"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7068661451339722},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.6197940111160278},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5479419827461243},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5183923840522766},{"id":"https://openalex.org/keywords/control-flow-graph","display_name":"Control flow graph","score":0.4739639461040497},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4686186909675598},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.43690192699432373},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.42794856429100037},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41547590494155884},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40184345841407776},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2720136046409607},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22881972789764404},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.1423070728778839}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7068661451339722},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.6197940111160278},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5479419827461243},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5183923840522766},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.4739639461040497},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4686186909675598},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.43690192699432373},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.42794856429100037},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41547590494155884},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40184345841407776},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2720136046409607},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22881972789764404},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.1423070728778839},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tim.2023.3301891","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tim.2023.3301891","pdf_url":null,"source":{"id":"https://openalex.org/S10892749","display_name":"IEEE Transactions on Instrumentation and Measurement","issn_l":"0018-9456","issn":["0018-9456","1557-9662"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Instrumentation and Measurement","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.46000000834465027,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1556131344","https://openalex.org/W1587217691","https://openalex.org/W1965846060","https://openalex.org/W1970216854","https://openalex.org/W1993029710","https://openalex.org/W2084412285","https://openalex.org/W2106713572","https://openalex.org/W2107507466","https://openalex.org/W2111421843","https://openalex.org/W2115320487","https://openalex.org/W2119329660","https://openalex.org/W2134128809","https://openalex.org/W2141427150","https://openalex.org/W2142853511","https://openalex.org/W2144197347","https://openalex.org/W2146301839","https://openalex.org/W2154829858","https://openalex.org/W2324524642","https://openalex.org/W2513406307","https://openalex.org/W2756095346","https://openalex.org/W2890048523","https://openalex.org/W2890379003","https://openalex.org/W2894893605","https://openalex.org/W2904559787","https://openalex.org/W2928261986","https://openalex.org/W2943064193","https://openalex.org/W2985149784","https://openalex.org/W2987406901","https://openalex.org/W2997205339","https://openalex.org/W3089042316","https://openalex.org/W3093446992","https://openalex.org/W4293143214","https://openalex.org/W4294805319","https://openalex.org/W4296098461","https://openalex.org/W6633205339"],"related_works":["https://openalex.org/W4327521644","https://openalex.org/W2978884468","https://openalex.org/W2168413811","https://openalex.org/W2005846134","https://openalex.org/W2369237035","https://openalex.org/W2948041274","https://openalex.org/W2165986314","https://openalex.org/W2322333442","https://openalex.org/W2120982166","https://openalex.org/W1528221867"],"abstract_inverted_index":{"This":[0,112],"paper":[1],"presents":[2],"an":[3],"efficient":[4],"hardware":[5,72],"implementation":[6],"approach":[7],"to":[8,19,22,38,83,137],"a":[9,47,155],"variable-size":[10],"fast":[11],"Fourier":[12],"transform":[13],"processor":[14,45,88],"for":[15,143,149],"spectral":[16,144],"analysis.":[17],"Due":[18],"its":[20],"capability":[21],"handle":[23],"different":[24,39],"frame":[25],"sizes,":[26],"it":[27,54],"can":[28],"be":[29],"adapted":[30],"in":[31],"situations":[32],"where":[33],"operating":[34],"parameters":[35],"necessitate":[36],"adhering":[37],"standard":[40],"requirements.":[41],"A":[42,94],"serial":[43],"real-valued":[44],"with":[46,91],"new":[48],"data-flow":[49],"graph":[50],"is":[51,78,81,101,108,141],"considered":[52],"as":[53,135],"requires":[55],"the":[56,70,75,85,98,115,138],"least":[57],"number":[58],"of":[59,64,74,97,119,146],"multipliers.":[60],"By":[61],"joint":[62],"use":[63],"stage-specific":[65],"optimization":[66],"and":[67,132],"multiplierless":[68,106],"structure,":[69],"overall":[71],"efficiency":[73],"proposed":[76,99,104,127],"design":[77,100,128],"enhanced.":[79],"Clock-gating":[80],"employed":[82],"enable":[84],"variable":[86],"size":[87],"operation":[89],"along":[90],"power":[92,134],"reduction.":[93],"fixed-point":[95],"analysis":[96,145],"considered.":[102],"The":[103,126],"novel":[105],"structure":[107],"based":[109,122],"on":[110,123,154],"shift-and-accumulation.":[111],"also":[113],"includes":[114],"generation":[116],"(and":[117],"sharing)":[118],"partial":[120],"products":[121],"their":[124],"symmetries.":[125],"offers":[129],"low":[130,133],"area":[131],"compared":[136],"state-of-the-art.":[139],"It":[140],"demonstrated":[142],"electroencephalogram":[147],"signals":[148],"machine-learning-based":[150],"epileptic":[151],"seizure":[152],"prediction":[153],"field":[156],"programmable":[157],"gate":[158],"array":[159],"platform.":[160]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}