{"id":"https://openalex.org/W1966516525","doi":"https://doi.org/10.1109/tim.2012.2184195","title":"Low-Power Die-Level Process Variation and Temperature Monitors for Yield Analysis and Optimization in Deep-Submicron CMOS","display_name":"Low-Power Die-Level Process Variation and Temperature Monitors for Yield Analysis and Optimization in Deep-Submicron CMOS","publication_year":2012,"publication_date":"2012-02-07","ids":{"openalex":"https://openalex.org/W1966516525","doi":"https://doi.org/10.1109/tim.2012.2184195","mag":"1966516525"},"language":"en","primary_location":{"id":"doi:10.1109/tim.2012.2184195","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tim.2012.2184195","pdf_url":null,"source":{"id":"https://openalex.org/S10892749","display_name":"IEEE Transactions on Instrumentation and Measurement","issn_l":"0018-9456","issn":["0018-9456","1557-9662"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Instrumentation and Measurement","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019444861","display_name":"Amir Zjajo","orcid":"https://orcid.org/0000-0002-0716-8186"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Amir Zjajo","raw_affiliation_strings":["Delft University of Technology, Delft, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Delft University of Technology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085204712","display_name":"Manuel J. Barrag\u00e1n","orcid":"https://orcid.org/0000-0003-0187-604X"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Manuel J. Barragan","raw_affiliation_strings":["National Center of Microelectronics, Microelectronics Institute of Seville (IMSE-CNM), University of Seville, Seville, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Center of Microelectronics, Microelectronics Institute of Seville (IMSE-CNM), University of Seville, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050945839","display_name":"Jos\u00e9 Pineda de Gyvez","orcid":"https://orcid.org/0000-0002-0723-7065"},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]},{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 Pineda de Gyvez","raw_affiliation_strings":["Eindhovan University of Technology, Eindhoven, Netherlands","NXP Semiconductors, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhovan University of Technology, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"NXP Semiconductors, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4504,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.67058023,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"61","issue":"8","first_page":"2212","last_page":"2221"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7950944900512695},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.7481043934822083},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.604373574256897},{"id":"https://openalex.org/keywords/maximization","display_name":"Maximization","score":0.598642885684967},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5024251937866211},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4830239713191986},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4647499918937683},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.44708117842674255},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4313289523124695},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.4240639805793762},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.37124860286712646},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3416271209716797},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24986296892166138},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11695778369903564},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.08083203434944153}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7950944900512695},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.7481043934822083},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.604373574256897},{"id":"https://openalex.org/C2776330181","wikidata":"https://www.wikidata.org/wiki/Q18358244","display_name":"Maximization","level":2,"score":0.598642885684967},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5024251937866211},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4830239713191986},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4647499918937683},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.44708117842674255},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4313289523124695},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.4240639805793762},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.37124860286712646},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3416271209716797},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24986296892166138},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11695778369903564},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.08083203434944153},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":7,"locations":[{"id":"doi:10.1109/tim.2012.2184195","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tim.2012.2184195","pdf_url":null,"source":{"id":"https://openalex.org/S10892749","display_name":"IEEE Transactions on Instrumentation and Measurement","issn_l":"0018-9456","issn":["0018-9456","1557-9662"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Instrumentation and Measurement","raw_type":"journal-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/da125579-ac0b-48d0-9918-f6d3d125a99c","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/da125579-ac0b-48d0-9918-f6d3d125a99c","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Zjajo, A, Barragan, M J & Pineda de Gyvez, J 2012, 'Low-power die-level process variation and temperature monitors for yield analysis and optimization in deep-submicron CMOS.', IEEE Transactions on Instrumentation and Measurement, vol. 61, no. 8, pp. 2212-2221. https://doi.org/10.1109/TIM.2012.2184195","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:750846","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=750846","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:0018-9456","raw_type":"Article / Letter to the editor"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.419.351","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.419.351","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ens.ewi.tudelft.nl/pubs/amir2012ieeetim.pdf","raw_type":"text"},{"id":"pmh:oai:digital.csic.es:10261/48219","is_oa":false,"landing_page_url":"http://hdl.handle.net/10261/48219","pdf_url":null,"source":{"id":"https://openalex.org/S4306400616","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Art\u00edculo"},{"id":"pmh:oai:library.tue.nl:750846","is_oa":false,"landing_page_url":"http://repository.tue.nl/750846","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:0018-9456","raw_type":"Article / Letter to the editor"},{"id":"pmh:tue:oai:pure.tue.nl:publications/da125579-ac0b-48d0-9918-f6d3d125a99c","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/da125579-ac0b-48d0-9918-f6d3d125a99c","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Instrumentation and Measurement, 61(8), 2212 - 2221. Institute of Electrical and Electronics Engineers","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1491872147","https://openalex.org/W1542699763","https://openalex.org/W1978208797","https://openalex.org/W1981367467","https://openalex.org/W1993352554","https://openalex.org/W2002745623","https://openalex.org/W2010419457","https://openalex.org/W2011140818","https://openalex.org/W2023420003","https://openalex.org/W2028504835","https://openalex.org/W2044396057","https://openalex.org/W2055248005","https://openalex.org/W2055944305","https://openalex.org/W2064189791","https://openalex.org/W2098420224","https://openalex.org/W2100693900","https://openalex.org/W2105282817","https://openalex.org/W2107271589","https://openalex.org/W2116229016","https://openalex.org/W2117853077","https://openalex.org/W2119821739","https://openalex.org/W2129017435","https://openalex.org/W2137740093","https://openalex.org/W2171086277","https://openalex.org/W4239510810","https://openalex.org/W4247586331","https://openalex.org/W4253745336","https://openalex.org/W6629356258","https://openalex.org/W6644937320","https://openalex.org/W6661879810","https://openalex.org/W6675836581"],"related_works":["https://openalex.org/W2064447053","https://openalex.org/W3021934272","https://openalex.org/W2113085740","https://openalex.org/W2007131406","https://openalex.org/W2912670917","https://openalex.org/W2141893196","https://openalex.org/W2137366465","https://openalex.org/W2157982046","https://openalex.org/W4250060600","https://openalex.org/W2102110857"],"abstract_inverted_index":{"This":[0],"paper":[1],"reports":[2],"design,":[3],"efficiency,":[4],"and":[5,12,18,44,54],"measurement":[6],"results":[7],"of":[8],"the":[9,27,31],"process":[10,29],"variation":[11],"temperature":[13],"monitors":[14,53],"for":[15],"yield":[16],"analysis":[17],"enhancement":[19],"in":[20,65],"deep-submicron":[21],"CMOS":[22],"circuits.":[23],"Additionally,":[24],"to":[25],"guide":[26],"verification":[28],"with":[30],"information":[32],"obtained":[33],"through":[34],"monitoring,":[35],"two":[36],"efficient":[37],"algorithms":[38,55],"based":[39],"on":[40,58],"an":[41],"expectation-maximization":[42],"method":[43],"adjusted":[45],"support":[46],"vector":[47],"machine":[48],"classifier":[49],"are":[50,56],"proposed.":[51],"The":[52],"evaluated":[57],"a":[59],"prototype":[60],"12-bit":[61],"analog-to-digital":[62],"converter":[63],"fabricated":[64],"standard":[66],"single":[67],"poly":[68],"six-metal":[69],"90-nm":[70],"CMOS.":[71]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2025-10-10T00:00:00"}