{"id":"https://openalex.org/W3014341336","doi":"https://doi.org/10.1109/tii.2020.2983844","title":"FPGA-Based High-Definition SPWM Generation With Harmonic Mitigation Property for Voltage Source Inverter Applications","display_name":"FPGA-Based High-Definition SPWM Generation With Harmonic Mitigation Property for Voltage Source Inverter Applications","publication_year":2020,"publication_date":"2020-03-30","ids":{"openalex":"https://openalex.org/W3014341336","doi":"https://doi.org/10.1109/tii.2020.2983844","mag":"3014341336"},"language":"en","primary_location":{"id":"doi:10.1109/tii.2020.2983844","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tii.2020.2983844","pdf_url":null,"source":{"id":"https://openalex.org/S184777250","display_name":"IEEE Transactions on Industrial Informatics","issn_l":"1551-3203","issn":["1551-3203","1941-0050"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Industrial Informatics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017027035","display_name":"Rishiraj Sarker","orcid":"https://orcid.org/0000-0001-7790-2211"},"institutions":[{"id":"https://openalex.org/I170979836","display_name":"Jadavpur University","ror":"https://ror.org/02af4h012","country_code":"IN","type":"education","lineage":["https://openalex.org/I170979836"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rishiraj Sarker","raw_affiliation_strings":["Department of Electrical Engineering, Jadavpur University, Kolkata, India","Dept. of Electrical Engineering Jadavpur University  Kolkata India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Jadavpur University, Kolkata, India","institution_ids":["https://openalex.org/I170979836"]},{"raw_affiliation_string":"Dept. of Electrical Engineering Jadavpur University  Kolkata India","institution_ids":["https://openalex.org/I170979836"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090400959","display_name":"Asim Datta","orcid":"https://orcid.org/0000-0002-7960-0118"},"institutions":[{"id":"https://openalex.org/I195459967","display_name":"Mizoram University","ror":"https://ror.org/04b1m3e94","country_code":"IN","type":"education","lineage":["https://openalex.org/I195459967"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Asim Datta","raw_affiliation_strings":["Department of Electrical Engineering, Mizoram University, Aizawl, India"],"raw_orcid":"https://orcid.org/0000-0002-7960-0118","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Mizoram University, Aizawl, India","institution_ids":["https://openalex.org/I195459967"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112451765","display_name":"Sudipta Debnath","orcid":"https://orcid.org/0000-0002-9147-2761"},"institutions":[{"id":"https://openalex.org/I170979836","display_name":"Jadavpur University","ror":"https://ror.org/02af4h012","country_code":"IN","type":"education","lineage":["https://openalex.org/I170979836"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sudipta Debnath","raw_affiliation_strings":["Department of Electrical Engineering, Jadavpur University, Kolkata, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Jadavpur University, Kolkata, India","institution_ids":["https://openalex.org/I170979836"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.9564,"has_fulltext":false,"cited_by_count":49,"citation_normalized_percentile":{"value":0.86080938,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"17","issue":"2","first_page":"1352","last_page":"1362"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10228","display_name":"Multilevel Inverters and Converters","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10228","display_name":"Multilevel Inverters and Converters","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pulse-width-modulation","display_name":"Pulse-width modulation","score":0.8300411105155945},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7723878622055054},{"id":"https://openalex.org/keywords/harmonics","display_name":"Harmonics","score":0.671981155872345},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.6682249307632446},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5755094885826111},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.5606280565261841},{"id":"https://openalex.org/keywords/harmonic","display_name":"Harmonic","score":0.5320411920547485},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5042098760604858},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.46389034390449524},{"id":"https://openalex.org/keywords/harmonic-analysis","display_name":"Harmonic analysis","score":0.4494740664958954},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.425025999546051},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.38678109645843506},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.37640082836151123},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2204037308692932},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.16535595059394836},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.15932592749595642},{"id":"https://openalex.org/keywords/acoustics","display_name":"Acoustics","score":0.07426026463508606}],"concepts":[{"id":"https://openalex.org/C92746544","wikidata":"https://www.wikidata.org/wiki/Q585184","display_name":"Pulse-width modulation","level":3,"score":0.8300411105155945},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7723878622055054},{"id":"https://openalex.org/C188414643","wikidata":"https://www.wikidata.org/wiki/Q3001183","display_name":"Harmonics","level":3,"score":0.671981155872345},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.6682249307632446},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5755094885826111},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.5606280565261841},{"id":"https://openalex.org/C127934551","wikidata":"https://www.wikidata.org/wiki/Q1148098","display_name":"Harmonic","level":2,"score":0.5320411920547485},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5042098760604858},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.46389034390449524},{"id":"https://openalex.org/C131770355","wikidata":"https://www.wikidata.org/wiki/Q876215","display_name":"Harmonic analysis","level":2,"score":0.4494740664958954},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.425025999546051},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.38678109645843506},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.37640082836151123},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2204037308692932},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.16535595059394836},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.15932592749595642},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.07426026463508606}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tii.2020.2983844","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tii.2020.2983844","pdf_url":null,"source":{"id":"https://openalex.org/S184777250","display_name":"IEEE Transactions on Industrial Informatics","issn_l":"1551-3203","issn":["1551-3203","1941-0050"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Industrial Informatics","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W50271627","https://openalex.org/W1982195025","https://openalex.org/W1999680460","https://openalex.org/W2009135230","https://openalex.org/W2011388879","https://openalex.org/W2023636232","https://openalex.org/W2049580140","https://openalex.org/W2083863786","https://openalex.org/W2084479716","https://openalex.org/W2097011417","https://openalex.org/W2103517317","https://openalex.org/W2105336698","https://openalex.org/W2108995071","https://openalex.org/W2130068483","https://openalex.org/W2130518577","https://openalex.org/W2160667604","https://openalex.org/W2162724207","https://openalex.org/W2549092412","https://openalex.org/W2730315811","https://openalex.org/W2765621995","https://openalex.org/W2792749758","https://openalex.org/W2907279400"],"related_works":["https://openalex.org/W1945730037","https://openalex.org/W3010680722","https://openalex.org/W4283782981","https://openalex.org/W2115634896","https://openalex.org/W4312595604","https://openalex.org/W2140937354","https://openalex.org/W2728899484","https://openalex.org/W2975652362","https://openalex.org/W2999482113","https://openalex.org/W2123645355"],"abstract_inverted_index":{"High-resolution":[0],"sinusoidal":[1,16],"pulsewidth":[2,90],"modulation":[3,144],"(SPWM)":[4],"switching":[5],"is":[6,35,72,126,199],"beneficial":[7],"in":[8,53,97],"order":[9,54],"to":[10,48,55,112,138],"achieve":[11],"compact":[12],"size":[13],"and":[14,166,184,190,195],"fine":[15,160],"output":[17,58],"of":[18,41,80,91,116,131,135,143,147,156,162,168,172],"dc-ac":[19],"converters.":[20],"In":[21],"this":[22],"article,":[23],"a":[24,39,43,49,81,122,169,173,178,204],"novel":[25],"field-programmable":[26],"gate":[27],"array":[28],"(FPGA)":[29],"based":[30,86],"high-definition":[31],"SPWM":[32,51,94,110],"(HD-SPWM)":[33],"architecture":[34,71],"proposed":[36,151],"for":[37,128],"adopting":[38],"scheme":[40],"integrating":[42],"lower":[44,82,101],"frequency":[45,83,102],"PWM":[46,84,103],"train":[47,52,85],"high-frequency":[50,93,109,117],"suppress":[56],"inverter":[57],"harmonics":[59],"while":[60],"achieving":[61],"high":[62],"resolution":[63],"output.":[64],"An":[65],"optimized":[66],"FPGA-based":[67],"two-stage":[68],"finite-state-machine":[69],"(FSM)":[70],"designed,":[73],"where":[74],"the":[75,88,92,98,108,129,140,148,154,196],"initial":[76],"stage":[77],"decides":[78],"pulsewidths":[79,104,111,115],"on":[87],"premeditated":[89],"train,":[95],"whereas":[96],"final":[99],"stage,":[100],"are":[105,193],"integrated":[106],"with":[107,203],"generate":[113],"updated":[114],"SPWM,":[118],"i.e.,":[119],"HD-SPWM.":[120,149],"Moreover,":[121],"preformulation":[123],"mathematical":[124],"model":[125],"established":[127],"calculation":[130],"duty-cycle":[132],"count":[133],"values":[134],"pulse":[136],"trains":[137],"support":[139],"online":[141,159],"adjustment":[142,161],"index":[145],"(MI)":[146],"The":[150],"generation":[152,198],"has":[153],"benefits":[155],"harmonic":[157],"mitigation,":[158],"MI,":[163],"low-processing":[164],"time,":[165],"requirement":[167],"minor":[170],"segment":[171],"medium-sized":[174],"FPGA;":[175],"thereby,":[176],"providing":[177],"good":[179],"tradeoff":[180],"between":[181],"larger":[182],"designs":[183],"higher":[185],"performance.":[186],"Theoretical":[187],"calculations,":[188],"characteristics,":[189],"design":[191],"contemplations":[192],"specified,":[194],"HD-SPWM":[197],"demonstrated":[200],"through":[201],"experimentation":[202],"Xilinx":[205],"Spartan-3":[206],"FPGA":[207],"board.":[208]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":11},{"year":2023,"cited_by_count":10},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":2}],"updated_date":"2026-08-12T21:12:35.861297","created_date":"2025-10-10T00:00:00"}