{"id":"https://openalex.org/W2620806160","doi":"https://doi.org/10.1109/tii.2017.2709344","title":"FPGA Implementation of a Tone-Based Flight Termination System in a Software-Defined Radio Platform","display_name":"FPGA Implementation of a Tone-Based Flight Termination System in a Software-Defined Radio Platform","publication_year":2017,"publication_date":"2017-05-31","ids":{"openalex":"https://openalex.org/W2620806160","doi":"https://doi.org/10.1109/tii.2017.2709344","mag":"2620806160"},"language":"en","primary_location":{"id":"doi:10.1109/tii.2017.2709344","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tii.2017.2709344","pdf_url":null,"source":{"id":"https://openalex.org/S184777250","display_name":"IEEE Transactions on Industrial Informatics","issn_l":"1551-3203","issn":["1551-3203","1941-0050"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Industrial Informatics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058980008","display_name":"Amiya Ranjan Panda","orcid":"https://orcid.org/0000-0001-7669-7762"},"institutions":[{"id":"https://openalex.org/I4210125378","display_name":"Integrated Test Range","ror":"https://ror.org/02gvtkt16","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1340206300","https://openalex.org/I4210125378","https://openalex.org/I4210150591"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Amiya Ranjan Panda","raw_affiliation_strings":["Integrated Test Range, Defence Research and Development Organization, Balasore, India"],"affiliations":[{"raw_affiliation_string":"Integrated Test Range, Defence Research and Development Organization, Balasore, India","institution_ids":["https://openalex.org/I4210125378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108016465","display_name":"Debahuti Mishra","orcid":"https://orcid.org/0000-0002-6827-6121"},"institutions":[{"id":"https://openalex.org/I193073490","display_name":"Siksha O Anusandhan University","ror":"https://ror.org/056ep7w45","country_code":"IN","type":"education","lineage":["https://openalex.org/I193073490"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Debahuti Mishra","raw_affiliation_strings":["Department of Computer Science and Engineering, Institute of Technical Education and Research Siksha \u2018O\u2019 Anusandhan University, Odisha, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Institute of Technical Education and Research Siksha \u2018O\u2019 Anusandhan University, Odisha, India","institution_ids":["https://openalex.org/I193073490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006720347","display_name":"Hare Krishna Ratha","orcid":null},"institutions":[{"id":"https://openalex.org/I4210125378","display_name":"Integrated Test Range","ror":"https://ror.org/02gvtkt16","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1340206300","https://openalex.org/I4210125378","https://openalex.org/I4210150591"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Hare Krishna Ratha","raw_affiliation_strings":["Integrated Test Range, Defence Research and Development Organization, Balasore, India"],"affiliations":[{"raw_affiliation_string":"Integrated Test Range, Defence Research and Development Organization, Balasore, India","institution_ids":["https://openalex.org/I4210125378"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5058980008"],"corresponding_institution_ids":["https://openalex.org/I4210125378"],"apc_list":null,"apc_paid":null,"fwci":0.4506,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.59602334,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"13","issue":"5","first_page":"2360","last_page":"2368"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.766376256942749},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6975234150886536},{"id":"https://openalex.org/keywords/software-defined-radio","display_name":"Software-defined radio","score":0.6091729402542114},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.59502774477005},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5842984914779663},{"id":"https://openalex.org/keywords/interoperability","display_name":"Interoperability","score":0.5338038206100464},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.45457547903060913},{"id":"https://openalex.org/keywords/software-prototyping","display_name":"Software prototyping","score":0.4345766007900238},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4283728003501892},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3367852568626404},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33044081926345825},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2410133183002472},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.22494307160377502}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.766376256942749},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6975234150886536},{"id":"https://openalex.org/C171115542","wikidata":"https://www.wikidata.org/wiki/Q1331892","display_name":"Software-defined radio","level":2,"score":0.6091729402542114},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.59502774477005},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5842984914779663},{"id":"https://openalex.org/C20136886","wikidata":"https://www.wikidata.org/wiki/Q749647","display_name":"Interoperability","level":2,"score":0.5338038206100464},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.45457547903060913},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.4345766007900238},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4283728003501892},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3367852568626404},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33044081926345825},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2410133183002472},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.22494307160377502},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tii.2017.2709344","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tii.2017.2709344","pdf_url":null,"source":{"id":"https://openalex.org/S184777250","display_name":"IEEE Transactions on Industrial Informatics","issn_l":"1551-3203","issn":["1551-3203","1941-0050"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Industrial Informatics","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1973858856","https://openalex.org/W1976224881","https://openalex.org/W1976319300","https://openalex.org/W1988893317","https://openalex.org/W2000602207","https://openalex.org/W2003313439","https://openalex.org/W2020986825","https://openalex.org/W2060553818","https://openalex.org/W2100183523","https://openalex.org/W2113985218","https://openalex.org/W2120205923","https://openalex.org/W2123485294","https://openalex.org/W2129788823","https://openalex.org/W2132928702","https://openalex.org/W2135361875","https://openalex.org/W2145088017","https://openalex.org/W2150127484","https://openalex.org/W2164780827","https://openalex.org/W2168079492","https://openalex.org/W2473678888","https://openalex.org/W4239177623","https://openalex.org/W6679755987"],"related_works":["https://openalex.org/W2014165129","https://openalex.org/W2367348190","https://openalex.org/W594316872","https://openalex.org/W2831860248","https://openalex.org/W2367794224","https://openalex.org/W2072850836","https://openalex.org/W2017163657","https://openalex.org/W1968650434","https://openalex.org/W2105610663","https://openalex.org/W1996607072"],"abstract_inverted_index":{"This":[0,38],"paper":[1],"outlines":[2],"the":[3,48,64,68,71,101,119,130],"design":[4,42,59],"and":[5,57,89],"implementation":[6,25],"of":[7,26,34,70,103,118],"a":[8,15,23,45,77,107],"tone-based":[9],"flight":[10],"termination":[11],"system":[12,120],"(FTS)":[13],"in":[14,30,76,124],"software-defined":[16],"radio":[17],"(SDR)":[18],"platform.":[19],"It":[20,81],"is":[21,73,111],"completely":[22],"novel":[24],"an":[27,31],"analog":[28],"FTS":[29,65,72],"SDR":[32],"platform":[33,40],"NI":[35],"Flex-RIO":[36],"system.":[37,55],"single":[39],"based":[41,53],"appears":[43],"as":[44,127,129],"substitute":[46],"for":[47,63,113],"previously":[49],"used":[50,112],"multiple":[51],"platforms":[52],"complex":[54],"Ruggedization":[56],"relevance":[58],"methods":[60,95],"are":[61],"required":[62],"design.":[66],"Hence,":[67],"blueprint":[69],"carried":[74],"out":[75],"field-programmable":[78],"gate":[79],"array.":[80],"ensures":[82],"reconfigurable,":[83],"interoperable":[84],"operations":[85],"with":[86],"precise,":[87],"reliable,":[88],"future":[90],"upgradable":[91],"implementation.":[92],"Efficient":[93],"optimization":[94],"have":[96],"been":[97],"adopted":[98],"to":[99],"minimize":[100],"use":[102],"hardware":[104],"resources.":[105],"LabVIEW,":[106],"graphical":[108],"programming":[109],"language,":[110],"rapid":[114],"prototyping.":[115],"The":[116],"validation":[117],"was":[121],"done":[122],"both":[123],"subsystem":[125],"level":[126,132],"well":[128],"integrated":[131],"at":[133],"real-time":[134],"mission":[135],"scenario.":[136]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}