{"id":"https://openalex.org/W2339190980","doi":"https://doi.org/10.1109/tii.2016.2554521","title":"Support Tool for the Combined Software/Hardware Design of On-Chip ELM Training for SLFF Neural Networks","display_name":"Support Tool for the Combined Software/Hardware Design of On-Chip ELM Training for SLFF Neural Networks","publication_year":2016,"publication_date":"2016-04-14","ids":{"openalex":"https://openalex.org/W2339190980","doi":"https://doi.org/10.1109/tii.2016.2554521","mag":"2339190980"},"language":"en","primary_location":{"id":"doi:10.1109/tii.2016.2554521","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tii.2016.2554521","pdf_url":null,"source":{"id":"https://openalex.org/S184777250","display_name":"IEEE Transactions on Industrial Informatics","issn_l":"1551-3203","issn":["1551-3203","1941-0050"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Industrial Informatics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033239924","display_name":"Manuel Bataller\u2010Mompe\u00e1n","orcid":"https://orcid.org/0000-0002-3091-8184"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Manuel Bataller-Mompean","raw_affiliation_strings":["Group for Digital Design and Processing (GDDP), Department of Electronic Engineering, Universitat de Valencia, Valencia, Spain"],"raw_orcid":"https://orcid.org/0000-0002-3091-8184","affiliations":[{"raw_affiliation_string":"Group for Digital Design and Processing (GDDP), Department of Electronic Engineering, Universitat de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042032729","display_name":"Jos\u00e9 M. Mart\u00ednez-Villena","orcid":"https://orcid.org/0000-0002-9052-8276"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose Miguel Martinez-Villena","raw_affiliation_strings":["Group for Digital Design and Processing (GDDP), Department of Electronic Engineering, Universitat de Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group for Digital Design and Processing (GDDP), Department of Electronic Engineering, Universitat de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047216377","display_name":"Alfredo Rosado-Mu\u00f1oz","orcid":"https://orcid.org/0000-0002-0429-0573"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alfredo Rosado-Munoz","raw_affiliation_strings":["Group for Digital Design and Processing (GDDP), Department of Electronic Engineering, Universitat de Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group for Digital Design and Processing (GDDP), Department of Electronic Engineering, Universitat de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026710043","display_name":"Jose V. Franc\u00e9s-V\u00edllora","orcid":"https://orcid.org/0000-0003-2796-9682"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose V. Frances-Villora","raw_affiliation_strings":["Group for Digital Design and Processing (GDDP), Department of Electronic Engineering, Universitat de Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group for Digital Design and Processing (GDDP), Department of Electronic Engineering, Universitat de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038259407","display_name":"Juan Guerrero","orcid":"https://orcid.org/0000-0001-6729-585X"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan F. Guerrero-Martinez","raw_affiliation_strings":["Group for Digital Design and Processing (GDDP), Department of Electronic Engineering, Universitat de Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group for Digital Design and Processing (GDDP), Department of Electronic Engineering, Universitat de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056008978","display_name":"Marek W\u0119grzyn","orcid":"https://orcid.org/0000-0002-9048-9334"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Marek Wegrzyn","raw_affiliation_strings":["Group for Digital Design and Processing (GDDP), Department of Electronic Engineering, Universitat de Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group for Digital Design and Processing (GDDP), Department of Electronic Engineering, Universitat de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112277692","display_name":"Marian Adamski","orcid":null},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Marian Adamski","raw_affiliation_strings":["Group for Digital Design and Processing (GDDP), Department of Electronic Engineering, Universitat de Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group for Digital Design and Processing (GDDP), Department of Electronic Engineering, Universitat de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.6499,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.91798501,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"12","issue":"3","first_page":"1114","last_page":"1123"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12676","display_name":"Machine Learning and ELM","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12676","display_name":"Machine Learning and ELM","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10663","display_name":"Advanced Battery Technologies Research","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2203","display_name":"Automotive Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.720313310623169},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6815922260284424},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5943399667739868},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5773913264274597},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5566893219947815},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5446838736534119},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5122917890548706},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4352569878101349},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4043624997138977},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.25165706872940063},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.10296139121055603}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.720313310623169},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6815922260284424},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5943399667739868},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5773913264274597},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5566893219947815},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5446838736534119},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5122917890548706},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4352569878101349},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4043624997138977},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.25165706872940063},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.10296139121055603},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tii.2016.2554521","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tii.2016.2554521","pdf_url":null,"source":{"id":"https://openalex.org/S184777250","display_name":"IEEE Transactions on Industrial Informatics","issn_l":"1551-3203","issn":["1551-3203","1941-0050"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Industrial Informatics","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W224374182","https://openalex.org/W1634421119","https://openalex.org/W1993717606","https://openalex.org/W1997084206","https://openalex.org/W2002433278","https://openalex.org/W2019974669","https://openalex.org/W2022877531","https://openalex.org/W2028759731","https://openalex.org/W2030323492","https://openalex.org/W2030486394","https://openalex.org/W2061065224","https://openalex.org/W2091708048","https://openalex.org/W2101674911","https://openalex.org/W2111072639","https://openalex.org/W2113244375","https://openalex.org/W2143012606","https://openalex.org/W2144098930","https://openalex.org/W2147010197","https://openalex.org/W2147243899","https://openalex.org/W2149910633","https://openalex.org/W2150127484","https://openalex.org/W2155535029","https://openalex.org/W2160496387","https://openalex.org/W2994602700","https://openalex.org/W4236301081","https://openalex.org/W4292154685","https://openalex.org/W6636688167","https://openalex.org/W6681556012"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2355315220","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Typically,":[0],"hardware":[1,27,68,92],"implemented":[2],"neural":[3,22,38,76],"networks":[4,23],"are":[5],"trained":[6],"before":[7],"implementation.":[8,28],"Extreme":[9],"learning":[10,32,73],"machine":[11],"(ELM)":[12],"is":[13,43,153],"a":[14,37,58,67,109,128,148,160,169],"noniterative":[15],"training":[16],"method":[17],"for":[18,26,74,94,112,138],"single-layer":[19],"feed-forward":[20],"(SLFF)":[21],"well":[24],"suited":[25],"It":[29],"provides":[30],"fixed-time":[31],"and":[33,91,97,116],"simplifies":[34],"retraining":[35],"of":[36,57,66,70,89,141,162],"network":[39],"once":[40],"implemented,":[41],"which":[42],"very":[44],"important":[45],"in":[46,62,108,144,179],"applications":[47],"demanding":[48],"on-chip":[49,71],"training.":[50],"This":[51],"study":[52],"proposes":[53],"the":[54,63,82,86,99,104,113,120,123,133],"data":[55],"flow":[56],"software":[59,79],"support":[60],"tool":[61,80,121],"design":[64,105],"process":[65],"implementation":[69,137],"ELM":[72,164],"SLFF":[75],"networks.":[77],"The":[78,155],"allows":[81],"user":[83,100],"to":[84,101],"obtain":[85],"optimal":[87,124],"definition":[88],"functional":[90],"parameters":[93],"any":[95],"application,":[96,132],"enables":[98],"interact":[102],"throughout":[103],"process.":[106],"Combining":[107],"transparent":[110],"way":[111],"user,":[114],"simulation":[115],"Xilinx":[117],"synthesis":[118],"tools,":[119],"recommends":[122],"configuration,":[125],"generating,":[126],"finally,":[127],"synthesizable":[129],"IP-core.":[130],"As":[131],"field-programmable":[134],"gate":[135],"array":[136],"real-time":[139,177],"detection":[140],"brain":[142,150],"areas":[143],"electrode":[145],"positioning":[146],"during":[147],"deep":[149],"stimulation":[151],"surgery":[152],"described.":[154],"generated":[156],"IP-core":[157],"can":[158],"execute":[159],"peak":[161],"95":[163],"trainings":[165],"per":[166],"second":[167],"on":[168],"low-cost":[170],"Spartan":[171],"6":[172],"device,":[173],"making":[174],"possible":[175],"its":[176],"use":[178],"this":[180],"application.":[181]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}