{"id":"https://openalex.org/W1577053809","doi":"https://doi.org/10.1109/tii.2015.2435696","title":"Handling Exceptions in Petri Net-Based Digital Architecture: From Formalism to Implementation on FPGAs","display_name":"Handling Exceptions in Petri Net-Based Digital Architecture: From Formalism to Implementation on FPGAs","publication_year":2015,"publication_date":"2015-05-21","ids":{"openalex":"https://openalex.org/W1577053809","doi":"https://doi.org/10.1109/tii.2015.2435696","mag":"1577053809"},"language":"en","primary_location":{"id":"doi:10.1109/tii.2015.2435696","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tii.2015.2435696","pdf_url":null,"source":{"id":"https://openalex.org/S184777250","display_name":"IEEE Transactions on Industrial Informatics","issn_l":"1551-3203","issn":["1551-3203","1941-0050"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Industrial Informatics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038024432","display_name":"H\u00e9l\u00e8ne Leroux","orcid":null},"institutions":[{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en informatique et en automatique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Helene Leroux","raw_affiliation_strings":["DEMAR INRIA Team, Laboratory of Computer Science, Microelectronics and Robotics of Montpellier, University of Montpellier, Montpellier, France"],"affiliations":[{"raw_affiliation_string":"DEMAR INRIA Team, Laboratory of Computer Science, Microelectronics and Robotics of Montpellier, University of Montpellier, Montpellier, France","institution_ids":["https://openalex.org/I4210101743","https://openalex.org/I19894307","https://openalex.org/I1326498283"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103281003","display_name":"David Andreu","orcid":"https://orcid.org/0000-0002-0744-9447"},"institutions":[{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en informatique et en automatique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"David Andreu","raw_affiliation_strings":["DEMAR INRIA Team, Laboratory of Computer Science, Microelectronics and Robotics of Montpellier, University of Montpellier, Montpellier, France"],"affiliations":[{"raw_affiliation_string":"DEMAR INRIA Team, Laboratory of Computer Science, Microelectronics and Robotics of Montpellier, University of Montpellier, Montpellier, France","institution_ids":["https://openalex.org/I4210101743","https://openalex.org/I19894307","https://openalex.org/I1326498283"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080003228","display_name":"Karen Godary-Dejean","orcid":"https://orcid.org/0000-0002-5835-021X"},"institutions":[{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en informatique et en automatique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1326498283"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Karen Godary-Dejean","raw_affiliation_strings":["DEMAR INRIA Team, Laboratory of Computer Science, Microelectronics and Robotics of Montpellier, University of Montpellier, Montpellier, France"],"affiliations":[{"raw_affiliation_string":"DEMAR INRIA Team, Laboratory of Computer Science, Microelectronics and Robotics of Montpellier, University of Montpellier, Montpellier, France","institution_ids":["https://openalex.org/I4210101743","https://openalex.org/I19894307","https://openalex.org/I1326498283"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5038024432"],"corresponding_institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I19894307","https://openalex.org/I4210101743"],"apc_list":null,"apc_paid":null,"fwci":1.7526,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.84618426,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"11","issue":"4","first_page":"897","last_page":"906"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11125","display_name":"Petri Nets in System Modeling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11125","display_name":"Petri Nets in System Modeling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/petri-net","display_name":"Petri net","score":0.8079812526702881},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7245576977729797},{"id":"https://openalex.org/keywords/formalism","display_name":"Formalism (music)","score":0.7180915474891663},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6299724578857422},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.628879189491272},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5554969310760498},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45485901832580566},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3790912330150604},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3460898995399475}],"concepts":[{"id":"https://openalex.org/C38677869","wikidata":"https://www.wikidata.org/wiki/Q724168","display_name":"Petri net","level":2,"score":0.8079812526702881},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7245576977729797},{"id":"https://openalex.org/C73301696","wikidata":"https://www.wikidata.org/wiki/Q5469984","display_name":"Formalism (music)","level":3,"score":0.7180915474891663},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6299724578857422},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.628879189491272},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5554969310760498},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45485901832580566},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3790912330150604},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3460898995399475},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C558565934","wikidata":"https://www.wikidata.org/wiki/Q2743","display_name":"Musical","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tii.2015.2435696","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tii.2015.2435696","pdf_url":null,"source":{"id":"https://openalex.org/S184777250","display_name":"IEEE Transactions on Industrial Informatics","issn_l":"1551-3203","issn":["1551-3203","1941-0050"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Industrial Informatics","raw_type":"journal-article"},{"id":"pmh:oai:HAL:lirmm-01241168v1","is_oa":false,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-01241168","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://tii.ieee-ies.org/","raw_type":"Journal articles"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W78622133","https://openalex.org/W1498432697","https://openalex.org/W1517759046","https://openalex.org/W1527850187","https://openalex.org/W1540522725","https://openalex.org/W1555450222","https://openalex.org/W1690041820","https://openalex.org/W1969124400","https://openalex.org/W1971537184","https://openalex.org/W1996729977","https://openalex.org/W2001048245","https://openalex.org/W2005952606","https://openalex.org/W2008292702","https://openalex.org/W2012593910","https://openalex.org/W2026609607","https://openalex.org/W2036399589","https://openalex.org/W2055617940","https://openalex.org/W2072580307","https://openalex.org/W2092915313","https://openalex.org/W2100183523","https://openalex.org/W2101181140","https://openalex.org/W2102936076","https://openalex.org/W2113623276","https://openalex.org/W2115959450","https://openalex.org/W2145357515","https://openalex.org/W2150641515","https://openalex.org/W2157372611","https://openalex.org/W2161411218","https://openalex.org/W2165569499","https://openalex.org/W2189319395","https://openalex.org/W2267090052","https://openalex.org/W2287774287","https://openalex.org/W4231420173","https://openalex.org/W6631695831","https://openalex.org/W6637178335","https://openalex.org/W6642256989","https://openalex.org/W6687318179","https://openalex.org/W6693313007","https://openalex.org/W6696127310"],"related_works":["https://openalex.org/W1551257573","https://openalex.org/W4230983483","https://openalex.org/W1980200158","https://openalex.org/W2132799268","https://openalex.org/W2154794415","https://openalex.org/W1816071588","https://openalex.org/W4210352817","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"A":[0],"component-based":[1],"approach":[2],"to":[3,55,66,77,88],"the":[4,21,26,37,51,83,89,93,98,111,114],"specification":[5],"and":[6,23,69,95],"implementation":[7,99],"of":[8,25,39,85,97,113],"complex":[9,67],"digital":[10],"systems":[11],"on":[12,100],"field-programmable":[13],"gate":[14],"arrays":[15],"(FPGAs)":[16],"has":[17,54],"been":[18],"developed,":[19],"with":[20],"behavior":[22,35],"composition":[24],"components":[27],"specified":[28],"by":[29,81],"Petri":[30],"nets":[31],"(PNs).":[32],"Yet":[33],"modeling":[34],"in":[36],"case":[38],"error":[40,62],"becomes":[41],"intricate":[42],"if":[43],"only":[44],"PNs":[45],"are":[46],"used.":[47],"In":[48],"this":[49],"case,":[50],"designer":[52],"often":[53],"address":[56],"every":[57],"possible":[58],"situation":[59],"when":[60],"an":[61],"occurs,":[63],"which":[64],"leads":[65],"models":[68],"human":[70],"errors.":[71],"This":[72],"paper":[73],"offers":[74],"a":[75,101],"way":[76],"model":[78],"exception":[79],"handling":[80],"adding":[82],"concept":[84],"macroplace":[86],"(MP)":[87],"formalism":[90],"while":[91],"preserving":[92],"conformity":[94],"efficiency":[96],"programmable":[102],"logic":[103],"device":[104],"(such":[105],"as":[106,108,110],"FPGAs),":[107],"well":[109],"analyzability":[112],"model.":[115]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
