{"id":"https://openalex.org/W4414856467","doi":"https://doi.org/10.1109/tetc.2025.3615827","title":"Investigating and Mitigating Critical Faults in Floating-Point and Posit Arithmetic Hardware","display_name":"Investigating and Mitigating Critical Faults in Floating-Point and Posit Arithmetic Hardware","publication_year":2025,"publication_date":"2025-10-01","ids":{"openalex":"https://openalex.org/W4414856467","doi":"https://doi.org/10.1109/tetc.2025.3615827"},"language":"en","primary_location":{"id":"doi:10.1109/tetc.2025.3615827","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tetc.2025.3615827","pdf_url":null,"source":{"id":"https://openalex.org/S2496326734","display_name":"IEEE Transactions on Emerging Topics in Computing","issn_l":"2168-6750","issn":["2168-6750","2376-4562"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Emerging Topics in Computing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107558399","display_name":"Josie E. Rodriguez Condia","orcid":"https://orcid.org/0000-0001-5957-5624"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Josie E. Rodriguez Condia","raw_affiliation_strings":["Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0001-5957-5624","affiliations":[{"raw_affiliation_string":"Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046650816","display_name":"Juan-David Guerrero-Balaguera","orcid":"https://orcid.org/0000-0001-6852-2372"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Juan-David Guerrero-Balaguera","raw_affiliation_strings":["Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0001-6852-2372","affiliations":[{"raw_affiliation_string":"Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006252702","display_name":"Robert Limas Sierra","orcid":"https://orcid.org/0000-0001-5206-3757"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Robert Limas Sierra","raw_affiliation_strings":["Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0001-5206-3757","affiliations":[{"raw_affiliation_string":"Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058555274","display_name":"M. Sonza Reorda","orcid":"https://orcid.org/0000-0003-2899-7669"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Matteo Sonza Reorda","raw_affiliation_strings":["Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0003-2899-7669","affiliations":[{"raw_affiliation_string":"Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.26853396,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"13","issue":"4","first_page":"1605","last_page":"1617"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9883000254631042,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.649399995803833},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5684000253677368},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5044999718666077},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.45339998602867126},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.3896999955177307},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.36980000138282776},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.35260000824928284}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7738000154495239},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.649399995803833},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5684000253677368},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5044999718666077},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.45339998602867126},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4068000018596649},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.3896999955177307},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.36980000138282776},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36730000376701355},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.35260000824928284},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.29760000109672546},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.29510000348091125},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2775999903678894},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.2727999985218048},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.27149999141693115},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.26980000734329224},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2644999921321869},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.2612000107765198},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.25949999690055847},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.25929999351501465},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.25619998574256897},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.25619998574256897}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tetc.2025.3615827","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tetc.2025.3615827","pdf_url":null,"source":{"id":"https://openalex.org/S2496326734","display_name":"IEEE Transactions on Emerging Topics in Computing","issn_l":"2168-6750","issn":["2168-6750","2376-4562"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Emerging Topics in Computing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W1587217691","https://openalex.org/W2030898836","https://openalex.org/W2129842079","https://openalex.org/W2145071552","https://openalex.org/W2167135469","https://openalex.org/W2169004268","https://openalex.org/W2187348494","https://openalex.org/W2743322459","https://openalex.org/W2803254188","https://openalex.org/W2901848761","https://openalex.org/W2904622547","https://openalex.org/W2963974650","https://openalex.org/W2981743243","https://openalex.org/W3021631591","https://openalex.org/W3023609977","https://openalex.org/W3046790198","https://openalex.org/W3081834964","https://openalex.org/W3083313110","https://openalex.org/W3090047463","https://openalex.org/W3091454798","https://openalex.org/W3156631773","https://openalex.org/W3157673417","https://openalex.org/W3158205732","https://openalex.org/W3187084887","https://openalex.org/W3189398641","https://openalex.org/W3197695599","https://openalex.org/W3208999560","https://openalex.org/W4200429237","https://openalex.org/W4205729510","https://openalex.org/W4286656557","https://openalex.org/W4289656062","https://openalex.org/W4313160059","https://openalex.org/W4376144198","https://openalex.org/W4376473260","https://openalex.org/W4386078136","https://openalex.org/W4386212580","https://openalex.org/W4388581358","https://openalex.org/W4388662247","https://openalex.org/W4388674570","https://openalex.org/W4388838068","https://openalex.org/W4391403910","https://openalex.org/W4400034086"],"related_works":[],"abstract_inverted_index":{"Mature":[0],"computing":[1],"formats,":[2],"such":[3,61],"as":[4,62],"Floating-Point":[5],"(FP),":[6],"provide":[7],"optimal":[8],"accuracy":[9],"to":[10,81,154,163,179,217],"process":[11],"real":[12],"values":[13],"and":[14,124,126,134,191,197,202],"are":[15,84,142,151,175],"essential":[16],"in":[17,34,106,119,132,171,185],"most":[18,45,115,209],"scientific":[19],"domains.":[20],"However,":[21,148],"the":[22,38,74,90,100,107,113,208],"massive":[23],"market":[24],"adoption":[25],"of":[26,76,92,103,109,182],"highly":[27,41],"parallel":[28],"systems,":[29],"with":[30,56,212],"advanced":[31],"technology":[32],"nodes,":[33],"several":[35],"domains":[36],"exacerbates":[37],"need":[39],"for":[40,66,112],"reliable":[42],"systems.":[43],"Formerly,":[44],"reliability":[46],"evaluations":[47],"targeted":[48],"FP":[49,146,160,173],"hardware.":[50],"Unfortunately,":[51],"fine-grain":[52,101],"assessments":[53],"on":[54,78],"cores":[55,111,141,150,174],"recent":[57],"arithmetic":[58,110],"format":[59],"alternatives,":[60],"Posit":[63,133,140,149,186],"(particularly":[64],"suited":[65],"Artificial":[67],"Intelligence),":[68],"have":[69],"remained":[70],"partially":[71],"unexplored.":[72],"Similarly,":[73],"effects":[75,102],"corruption":[77,158],"operations":[79,118],"due":[80],"faulty":[82,172],"hardware":[83,108],"not":[85],"well-known,":[86],"which":[87],"may":[88],"prevent":[89],"proposal":[91],"effective":[93],"mitigation":[94,194],"mechanisms.":[95],"This":[96],"work":[97],"exhaustively":[98],"evaluates":[99],"permanent":[104],"faults":[105],"three":[114,193],"extensively":[116],"used":[117],"modern":[120],"applications":[121],"(Add,":[122],"Multiply,":[123],"Multiply":[125],"Add),":[127],"including":[128],"machine":[129],"learning,":[130],"implemented":[131],"FP.":[135],"Our":[136],"results":[137],"indicate":[138],"that":[139,168],"less":[143],"fault-vulnerable":[144],"than":[145,159,184],"ones.":[147,187],"more":[152],"prone":[153],"induce":[155],"significant":[156],"operational":[157],"ones":[161],"(5.2%":[162],"7.5%).":[164],"We":[165],"also":[166],"found":[167],"absolute":[169],"errors":[170,211],"higher":[176],"by":[177],"up":[178],"2":[180],"orders":[181],"magnitude":[183],"Finally,":[188],"we":[189],"applied":[190],"evaluated":[192],"mechanisms":[195],"(Self-Check":[196],"repair,":[198],"Dual":[199],"Modular":[200,204],"Redundancy,":[201],"Triple":[203],"Redundancy),":[205],"effectively":[206],"reducing":[207],"critical":[210],"moderate":[213],"area":[214],"costs":[215],"(20%":[216],"110%).":[218]},"counts_by_year":[],"updated_date":"2025-12-06T23:10:59.065948","created_date":"2025-10-10T00:00:00"}