{"id":"https://openalex.org/W4409356439","doi":"https://doi.org/10.1109/tetc.2025.3555869","title":"Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes","display_name":"Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes","publication_year":2025,"publication_date":"2025-04-11","ids":{"openalex":"https://openalex.org/W4409356439","doi":"https://doi.org/10.1109/tetc.2025.3555869"},"language":"en","primary_location":{"id":"doi:10.1109/tetc.2025.3555869","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tetc.2025.3555869","pdf_url":null,"source":{"id":"https://openalex.org/S2496326734","display_name":"IEEE Transactions on Emerging Topics in Computing","issn_l":"2168-6750","issn":["2168-6750","2376-4562"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Emerging Topics in Computing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013253742","display_name":"Michele Caon","orcid":"https://orcid.org/0009-0009-4446-8389"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Michele Caon","raw_affiliation_strings":["Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland"],"raw_orcid":"https://orcid.org/0009-0009-4446-8389","affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5099380787","display_name":"Cl\u00e9ment Chon\u00e9","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Cl\u00e9ment Chon\u00e9","raw_affiliation_strings":["Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland","Embedded Systems Laboratory (ESL), EPFL, Switzerland"],"raw_orcid":"https://orcid.org/0009-0000-2625-9019","affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Embedded Systems Laboratory (ESL), EPFL, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019754330","display_name":"Pasquale Davide Schiavone","orcid":"https://orcid.org/0000-0003-2931-0435"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Pasquale Davide Schiavone","raw_affiliation_strings":["Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland","Embedded Systems Laboratory (ESL), EPFL, Switzerland"],"raw_orcid":"https://orcid.org/0000-0003-2931-0435","affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Embedded Systems Laboratory (ESL), EPFL, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090359025","display_name":"Alexandre Levisse","orcid":"https://orcid.org/0000-0002-8984-9793"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Alexandre Levisse","raw_affiliation_strings":["Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland","Embedded Systems Laboratory (ESL), EPFL, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-8984-9793","affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Embedded Systems Laboratory (ESL), EPFL, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074150684","display_name":"Guido Masera","orcid":"https://orcid.org/0000-0003-2238-9443"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Guido Masera","raw_affiliation_strings":["Very Large Scale Integration Laboratory (VLSI Lab), DET, Politecnico di Torino, Torino, Italy","Very Large Scale Integration Laboratory (VLSI Lab), DET, Politecnico, di Torino, Italy"],"raw_orcid":"https://orcid.org/0000-0003-2238-9443","affiliations":[{"raw_affiliation_string":"Very Large Scale Integration Laboratory (VLSI Lab), DET, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Very Large Scale Integration Laboratory (VLSI Lab), DET, Politecnico, di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026016005","display_name":"Maurizio Martina","orcid":"https://orcid.org/0000-0002-3069-0319"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Maurizio Martina","raw_affiliation_strings":["Very Large Scale Integration Laboratory (VLSI Lab), DET, Politecnico di Torino, Torino, Italy","Very Large Scale Integration Laboratory (VLSI Lab), DET, Politecnico, di Torino, Italy"],"raw_orcid":"https://orcid.org/0000-0002-3069-0319","affiliations":[{"raw_affiliation_string":"Very Large Scale Integration Laboratory (VLSI Lab), DET, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Very Large Scale Integration Laboratory (VLSI Lab), DET, Politecnico, di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074236306","display_name":"David Atienza","orcid":"https://orcid.org/0000-0001-9536-4947"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"David Atienza","raw_affiliation_strings":["Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland","Embedded Systems Laboratory (ESL), EPFL, Switzerland"],"raw_orcid":"https://orcid.org/0000-0001-9536-4947","affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Embedded Systems Laboratory (ESL), EPFL, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.8168,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.9504158,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":"13","issue":"3","first_page":"1003","last_page":"1018"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9362000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9362000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8714824914932251},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5942654609680176},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5415785908699036},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.501802921295166},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47863832116127014},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.24245426058769226},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23444175720214844}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8714824914932251},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5942654609680176},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5415785908699036},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.501802921295166},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47863832116127014},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.24245426058769226},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23444175720214844}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tetc.2025.3555869","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tetc.2025.3555869","pdf_url":null,"source":{"id":"https://openalex.org/S2496326734","display_name":"IEEE Transactions on Emerging Topics in Computing","issn_l":"2168-6750","issn":["2168-6750","2376-4562"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Emerging Topics in Computing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7300000190734863}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1999085092","https://openalex.org/W2092608522","https://openalex.org/W2122060420","https://openalex.org/W2147547264","https://openalex.org/W2172307690","https://openalex.org/W2605056515","https://openalex.org/W2605371109","https://openalex.org/W2770020066","https://openalex.org/W2800428890","https://openalex.org/W2807091852","https://openalex.org/W2944576035","https://openalex.org/W2946485102","https://openalex.org/W2963255460","https://openalex.org/W2965653519","https://openalex.org/W2990797940","https://openalex.org/W2994193159","https://openalex.org/W3035940873","https://openalex.org/W3044302005","https://openalex.org/W3048179800","https://openalex.org/W3048581975","https://openalex.org/W3090488408","https://openalex.org/W3111670203","https://openalex.org/W3133502674","https://openalex.org/W3159520134","https://openalex.org/W3162396228","https://openalex.org/W3183374399","https://openalex.org/W3209341468","https://openalex.org/W4293241660","https://openalex.org/W4312124027","https://openalex.org/W4360606495","https://openalex.org/W4385187210","https://openalex.org/W4385585413","https://openalex.org/W4385585423","https://openalex.org/W4385679710","https://openalex.org/W4387058361","https://openalex.org/W4392746397"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4401278057","https://openalex.org/W2035206467","https://openalex.org/W2512308948","https://openalex.org/W2068921804"],"abstract_inverted_index":{"The":[0,43],"widespread":[1],"adoption":[2,98],"of":[3,18,58,99,106,134,163,179],"data-centric":[4],"algorithms,":[5],"particularly":[6],"Artificial":[7],"Intelligence":[8],"(AI)":[9],"and":[10,72,87,114,118,128,143,148,150,189],"Machine":[11],"Learning":[12],"(ML),":[13],"has":[14,47],"exposed":[15],"the":[16,59,94,97,103,161,164],"limitations":[17],"centralized":[19],"processing":[20],"infrastructures,":[21],"driving":[22],"a":[23,50,68,76,83,131,168,175],"shift":[24],"towards":[25],"edge":[26,107],"computing.":[27],"This":[28,80],"necessitates":[29],"stringent":[30],"constraints":[31],"on":[32,167],"energy":[33,153,177],"efficiency,":[34,126],"which":[35],"traditional":[36],"von":[37],"Neumann":[38],"architectures":[39],"struggle":[40],"to":[41,54,120,141,160],"meet.":[42],"Compute-In-Memory":[44],"(CIM)":[45],"paradigm":[46],"emerged":[48],"as":[49],"better":[51],"candidate":[52],"due":[53],"its":[55],"efficient":[56],"exploitation":[57],"available":[60],"memory":[61],"bandwidth.":[62],"However,":[63],"existing":[64],"CIM":[65],"solutions":[66],"require":[67],"high":[69],"implementation":[70],"effort":[71],"lack":[73],"flexibility":[74],"from":[75],"software":[77],"integration":[78],"standpoint.":[79],"work":[81],"proposes":[82],"novel,":[84],"software-friendly,":[85],"general-purpose,":[86],"low-integration-effort":[88],"Near-Memory":[89],"Computing":[90],"(NMC)":[91],"approach,":[92],"paving":[93],"way":[95],"for":[96],"CIMbased":[100],"systems":[101],"in":[102,124,181],"next":[104],"generation":[105],"computing":[108],"nodes.":[109],"Two":[110],"architectural":[111],"variants,":[112],"NM-Caesar":[113],"NM-Carus,":[115],"are":[116],"proposed":[117],"characterized":[119],"target":[121],"different":[122],"trade-offs":[123],"area":[125],"performance,":[127],"flexibility,":[129],"covering":[130],"wide":[132],"range":[133],"embedded":[135],"microcontrollers.":[136],"Post-layout":[137],"simulations":[138],"show":[139],"up":[140],"28.0\u00d7":[142],"53.9\u00d7":[144],"lower":[145],"execution":[146,162],"time":[147],"25.0\u00d7":[149],"35.6\u00d7":[151],"higher":[152],"efficiency":[154,178],"at":[155],"system":[156],"level,":[157],"respectively,":[158],"compared":[159],"same":[165],"tasks":[166],"state-of-the-art":[169,187],"RISC-V":[170],"CPU":[171],"(RV32IMC).":[172],"NM-Carus":[173],"achieves":[174],"peak":[176],"306.7GOPS/W":[180],"8-bit":[182],"matrix":[183],"multiplications,":[184],"surpassing":[185],"recent":[186],"in-":[188],"near-memory":[190],"circuits.":[191]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":6}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}