{"id":"https://openalex.org/W4312267400","doi":"https://doi.org/10.1109/tetc.2022.3226132","title":"ALP: Alleviating CPU-Memory Data Movement Overheads in Memory-Centric Systems","display_name":"ALP: Alleviating CPU-Memory Data Movement Overheads in Memory-Centric Systems","publication_year":2022,"publication_date":"2022-12-19","ids":{"openalex":"https://openalex.org/W4312267400","doi":"https://doi.org/10.1109/tetc.2022.3226132"},"language":"en","primary_location":{"id":"doi:10.1109/tetc.2022.3226132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tetc.2022.3226132","pdf_url":null,"source":{"id":"https://openalex.org/S2496326734","display_name":"IEEE Transactions on Emerging Topics in Computing","issn_l":"2168-6750","issn":["2168-6750","2376-4562"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Emerging Topics in Computing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048764555","display_name":"Nika Mansouri Ghiasi","orcid":"https://orcid.org/0000-0002-0833-0042"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Nika Mansouri Ghiasi","raw_affiliation_strings":["Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-0833-0042","affiliations":[{"raw_affiliation_string":"Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080873211","display_name":"Nandita Vijaykumar","orcid":"https://orcid.org/0000-0003-3315-9336"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Nandita Vijaykumar","raw_affiliation_strings":["Department of Computer Science, University of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091016237","display_name":"Geraldo F. Oliveira","orcid":"https://orcid.org/0000-0003-1557-4819"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Geraldo F. Oliveira","raw_affiliation_strings":["Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0003-1557-4819","affiliations":[{"raw_affiliation_string":"Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002441341","display_name":"Lois Orosa","orcid":"https://orcid.org/0000-0001-6773-6395"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Lois Orosa","raw_affiliation_strings":["Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0001-6773-6395","affiliations":[{"raw_affiliation_string":"Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020856640","display_name":"Ivan Fernandez","orcid":"https://orcid.org/0000-0001-6133-5670"},"institutions":[{"id":"https://openalex.org/I82767444","display_name":"Universidad de M\u00e1laga","ror":"https://ror.org/036b2ww28","country_code":"ES","type":"education","lineage":["https://openalex.org/I82767444"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Ivan Fernandez","raw_affiliation_strings":["Department of Computer Architecture, University of Malaga, Málaga, Spain"],"raw_orcid":"https://orcid.org/0000-0001-6133-5670","affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, University of Malaga, Málaga, Spain","institution_ids":["https://openalex.org/I82767444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008240365","display_name":"Mohammad Sadrosadati","orcid":"https://orcid.org/0000-0002-4029-0175"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Mohammad Sadrosadati","raw_affiliation_strings":["Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-4029-0175","affiliations":[{"raw_affiliation_string":"Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103231567","display_name":"Konstantinos Kanellopoulos","orcid":"https://orcid.org/0000-0002-2375-7490"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Konstantinos Kanellopoulos","raw_affiliation_strings":["Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008045941","display_name":"Nastaran Hajinazar","orcid":"https://orcid.org/0000-0003-2817-0223"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"Nastaran Hajinazar","raw_affiliation_strings":["Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland","Intel Labs, Hillsboro, Oregon, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Intel Labs, Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044416322","display_name":"Juan G\u00f3mez-Luna","orcid":"https://orcid.org/0000-0002-6514-1571"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Juan G\u00f3mez Luna","raw_affiliation_strings":["Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-6514-1571","affiliations":[{"raw_affiliation_string":"Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050695684","display_name":"Onur Mutlu","orcid":"https://orcid.org/0000-0002-0075-2312"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Onur Mutlu","raw_affiliation_strings":["Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-0075-2312","affiliations":[{"raw_affiliation_string":"Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6137,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.83020764,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"11","issue":"2","first_page":"388","last_page":"403"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8980627655982971},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6430526375770569},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6194100975990295},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.5743364691734314},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.546950101852417},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.536666750907898},{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.48111075162887573},{"id":"https://openalex.org/keywords/data-structure","display_name":"Data structure","score":0.4632841944694519},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.4144333600997925},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4102243483066559},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32186514139175415},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27440664172172546},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22283273935317993},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.08188453316688538}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8980627655982971},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6430526375770569},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6194100975990295},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.5743364691734314},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.546950101852417},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.536666750907898},{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.48111075162887573},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.4632841944694519},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.4144333600997925},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4102243483066559},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32186514139175415},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27440664172172546},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22283273935317993},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.08188453316688538}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tetc.2022.3226132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tetc.2022.3226132","pdf_url":null,"source":{"id":"https://openalex.org/S2496326734","display_name":"IEEE Transactions on Emerging Topics in Computing","issn_l":"2168-6750","issn":["2168-6750","2376-4562"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Emerging Topics in Computing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320307764","display_name":"Microsoft","ror":"https://ror.org/00d0nc645"},{"id":"https://openalex.org/F4320309327","display_name":"Google","ror":"https://ror.org/00njsd438"},{"id":"https://openalex.org/F4320316785","display_name":"VMware","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W1482680420","https://openalex.org/W1967648049","https://openalex.org/W1979450609","https://openalex.org/W1981943579","https://openalex.org/W2000041758","https://openalex.org/W2020733012","https://openalex.org/W2080592089","https://openalex.org/W2088407355","https://openalex.org/W2105102111","https://openalex.org/W2113235308","https://openalex.org/W2118518065","https://openalex.org/W2119393363","https://openalex.org/W2125768521","https://openalex.org/W2139506608","https://openalex.org/W2160062854","https://openalex.org/W2163516662","https://openalex.org/W2169875292","https://openalex.org/W2234355962","https://openalex.org/W2234679013","https://openalex.org/W2235134718","https://openalex.org/W2325912822","https://openalex.org/W2335240678","https://openalex.org/W2513721464","https://openalex.org/W2545376626","https://openalex.org/W2560443438","https://openalex.org/W2612654866","https://openalex.org/W2766789999","https://openalex.org/W2767588966","https://openalex.org/W2903868561","https://openalex.org/W2941917372","https://openalex.org/W2945951882","https://openalex.org/W2952438573","https://openalex.org/W3011446983","https://openalex.org/W3146763006","https://openalex.org/W3147011727","https://openalex.org/W3196818429","https://openalex.org/W4238549726","https://openalex.org/W4239813889","https://openalex.org/W4241590855","https://openalex.org/W4251741726","https://openalex.org/W4256373055","https://openalex.org/W4280604716","https://openalex.org/W6655987917","https://openalex.org/W6680758468","https://openalex.org/W6682164510","https://openalex.org/W6683785228"],"related_works":["https://openalex.org/W2140324148","https://openalex.org/W2121199344","https://openalex.org/W2285914869","https://openalex.org/W3117515082","https://openalex.org/W2113441357","https://openalex.org/W3022537591","https://openalex.org/W2126134823","https://openalex.org/W2336226224","https://openalex.org/W3000570965","https://openalex.org/W640253221"],"abstract_inverted_index":{"Partitioning":[0],"applications":[1,69],"between":[2,134,149],"near-data":[3],"processing":[4],"(NDP)":[5],"and":[6,28,77,110,136,143,183,203,206,212],"host":[7,50,135],"CPU":[8],"cores":[9,51],"causes":[10],"inter-segment":[11,61,91,113,130,163],"data":[12,20,62,92,114,131,148,164,191],"movement":[13,63,115,132],"overhead,":[14],"which":[15],"is":[16],"caused":[17],"by":[18,22],"moving":[19],"generated":[21],"one":[23],"segment":[24,82,100],"(e.g.,":[25],"instructions,":[26],"functions)":[27],"used":[29],"in":[30,138],"other":[31],"consecutive":[32],"segments.":[33],"Prior":[34],"works":[35],"take":[36],"two":[37],"approaches":[38],"to":[39,47,83,101,127,179,187],"this":[40,117],"problem.":[41],"The":[42,65],"first":[43],"approach":[44,67],"maps":[45],"segments":[46,151],"NDP":[48,139],"or":[49],"based":[52,70,152],"on":[53,71,153],"the":[54,60,72,84,112,129,146,150,154,158,162,166],"properties":[55],"of":[56,171,201],"each":[57,81,99],"segment,":[58],"neglecting":[59],"overhead.":[64],"second":[66],"partitions":[68],"overall":[73],"memory":[74,137],"bandwidth":[75],"savings,":[76],"does":[78],"not":[79],"offload":[80],"best-fitting":[85,103],"core":[86,104],"if":[87],"they":[88],"incur":[89],"high":[90],"movement.":[93],"We":[94,120,194],"show":[95],"that":[96,157,160],"1)":[97],"mapping":[98],"its":[102],"ideally":[105],"can":[106],"provide":[107],"substantial":[108],"benefits,":[109],"2)":[111],"reduces":[116],"benefit":[118],"significantly.":[119],"introduce":[121],"ALP,":[122],"a":[123,172,176,198],"new":[124],"programmer-transparent":[125],"technique":[126],"alleviate":[128],"overhead":[133],"systems.":[140],"ALP":[141,174,196],"proactively":[142],"accurately":[144],"transfers":[145],"required":[147],"key":[155],"observation":[156],"instructions":[159,182],"generate":[161],"stay":[165],"same":[167],"across":[168,197],"different":[169],"executions":[170],"program.":[173],"uses":[175,184],"compiler":[177],"pass":[178],"identify":[180],"these":[181],"specialized":[185],"hardware":[186],"transfer":[188],"their":[189],"produced":[190],"at":[192],"runtime.":[193],"evaluate":[195],"wide":[199],"range":[200],"workloads":[202],"demonstrate":[204],"54.3%":[205],"45.4%":[207],"average":[208],"speedup":[209],"over":[210],"CPU-only":[211],"NDP-only":[213],"executions,":[214],"respectively.":[215]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}